{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:53:57Z","timestamp":1781848437286,"version":"3.54.5"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,24]]},"DOI":"10.1109\/iscas66217.2026.11562148","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T20:06:41Z","timestamp":1781813201000},"page":"1132-1136","source":"Crossref","is-referenced-by-count":0,"title":["Low-Complexity and Resource-Efficient Design of a Streaming Channel Estimation for ZP-OTFS"],"prefix":"10.1109","author":[{"given":"Simone","family":"Acciarito","sequence":"first","affiliation":[{"name":"Tor Vergata University,Dept. of Electronic Eng.,Rome,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gian Carlo","family":"Cardarilli","sequence":"additional","affiliation":[{"name":"Tor Vergata University,Dept. of Electronic Eng.,Rome,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Luca","family":"Di Nunzio","sequence":"additional","affiliation":[{"name":"Tor Vergata University,Dept. of Electronic Eng.,Rome,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Riccardo","family":"La Cesa","sequence":"additional","affiliation":[{"name":"Tor Vergata University,Dept. of Electronic Eng.,Rome,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Marco","family":"Re","sequence":"additional","affiliation":[{"name":"Tor Vergata University,Dept. of Electronic Eng.,Rome,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sergio","family":"Span\u00f2","sequence":"additional","affiliation":[{"name":"Tor Vergata University,Dept. of Electronic Eng.,Rome,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Cristian","family":"Valenti","sequence":"additional","affiliation":[{"name":"Tor Vergata University,Dept. of Electronic Eng.,Rome,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCET62255.2024.00013"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS60917.2024.10658775"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2024.3387887"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSN57992.2023.10297391"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/WCNC.2017.7925924"},{"key":"ref6","volume-title":"Delay-Doppler Communications: Principles and Applications","author":"Hong","year":"2022"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.3390\/s24237588"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEEECONF62907.2025.10949125"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.dsp.2023.103979"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVT.2019.2906357"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TWC.2024.3386160"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVT.2024.3522940"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2025.110614"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FNWF58287.2023.10520425"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCW.2019.8757167"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SPACE63117.2024.10668122"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2019.2945564"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/LWC.2021.3063904"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CSRSWTC60855.2023.10427251"},{"key":"ref20","article-title":"Fpga-in-the-loop simulation"},{"key":"ref21","article-title":"Amd zynq\u2122 ultrascale+\u2122 rfsoc zcu111 evaluation kit"}],"event":{"name":"2026 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Shanghai, China","start":{"date-parts":[[2026,5,24]]},"end":{"date-parts":[[2026,5,28]]}},"container-title":["2026 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11561899\/11561804\/11562148.pdf?arnumber=11562148","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:41:12Z","timestamp":1781847672000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11562148\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,24]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/iscas66217.2026.11562148","relation":{},"subject":[],"published":{"date-parts":[[2026,5,24]]}}}