{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:52:45Z","timestamp":1781848365072,"version":"3.54.5"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,24]]},"DOI":"10.1109\/iscas66217.2026.11562183","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T20:06:41Z","timestamp":1781813201000},"page":"2041-2045","source":"Crossref","is-referenced-by-count":0,"title":["Slack-Guided Arbitration for Network-on-Chip Congestion Mitigation in Boolean Processor Array Emulation"],"prefix":"10.1109","author":[{"given":"Muhan","family":"Li","sequence":"first","affiliation":[{"name":"Fudan University,State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ruiyao","family":"Pu","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Li","family":"Shang","sequence":"additional","affiliation":[{"name":"Fudan University,China and Shanghai Key Laboratory of Data Science, School of Computer Science,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fan","family":"Yang","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3631527"},{"key":"ref2","article-title":"Scheduling algorithms for grid computing: State of the art and open problems","author":"Dong","year":"2006"},{"key":"ref3","first-page":"1","article-title":"TBPart-b: An Effective Hypergraph Partitioning Algorithm Considering Topological Order Balance for Processor-Based Hardware Emulation","volume-title":"2024 IEEE 17th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)","author":"Tang"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176721"},{"key":"ref5","first-page":"305","article-title":"Contention-Aware Mapping and Scheduling Optimization for NoC-Based MPSoCs","volume-title":"Proceedings of the International Conference on Automated Planning and Scheduling","volume":"30","author":"Yan"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323694"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084856"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2342356.2342436"},{"key":"ref9","first-page":"86","article-title":"A detailed and flexible cycle-accurate Network-on-Chip simulator","volume-title":"2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","author":"Jiang"},{"key":"ref10","article-title":"Darsim: a parallel cycle-level noc simulator","author":"Lis","year":"2010","journal-title":"MoBS 2010 - Sixth Annual Workshop on Modeling, Benchmarking and Simulation"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2870633"},{"key":"ref12","first-page":"1621","article-title":"Learning to dispatch for job shop scheduling via deep reinforcement learning","volume":"33","author":"Zhang","year":"2020","journal-title":"Advances in neural information processing systems"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2023.3306421"},{"key":"ref14","first-page":"104485","article-title":"DeepNR: An adaptive deep reinforcement learning based NoC routing algorithm","volume-title":"Microprocessors and Microsystems","volume":"90","author":"RS","year":"2022"},{"key":"ref15","first-page":"110419","article-title":"DRLAR: A deep reinforcement learning-based adaptive routing framework for network-on-chips","volume-title":"Computer Networks","volume":"246","author":"Wang","year":"2024"},{"key":"ref16","first-page":"18","article-title":"Learn the Switches: Evolving FPGA NoCs with Stall-Free and Backpressure Based Routers","volume-title":"2020 30th International Conference ON Field-Programmable Logic and Applications (FPL)","author":"Malik"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2024.3377732"},{"key":"ref18","first-page":"104970","article-title":"Optimizing Network-on-Chip using metaheuristic algorithms: A comprehensive survey","volume-title":"Microprocessors and Microsystems","volume":"103","author":"Masdari","year":"2023"},{"issue":"9","key":"ref19","first-page":"2397","article-title":"Novel Flow Control for Fully Adaptive Routing in Cache-Coherent NoCs","volume-title":"IEEE Transactions on Parallel and Distributed Systems","volume":"25","author":"Ma","year":"2014"},{"key":"ref20","author":"Dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref21","author":"Jerger","year":"2022","journal-title":"On-Chip Networks, Second Edition"},{"key":"ref22","first-page":"14","article-title":"NoC routing protocols - objective-based classification","volume-title":"Journal of Systems Architecture","volume":"66-67","author":"Benmessaoud Gabis","year":"2016"},{"key":"ref23","article-title":"Metis: A software package for partitioning unstructured graphs, partitioning meshes, and computing fill-reducing orderings of sparse matrices","author":"Karypis","year":"1997"},{"key":"ref24","article-title":"E203 risc-v core","year":"2024"},{"key":"ref25","article-title":"Openc906: Open-source risc-v cpu core","year":"2024"}],"event":{"name":"2026 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Shanghai, China","start":{"date-parts":[[2026,5,24]]},"end":{"date-parts":[[2026,5,28]]}},"container-title":["2026 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11561899\/11561804\/11562183.pdf?arnumber=11562183","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:26:27Z","timestamp":1781846787000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11562183\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,24]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/iscas66217.2026.11562183","relation":{},"subject":[],"published":{"date-parts":[[2026,5,24]]}}}