{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:53:24Z","timestamp":1781848404449,"version":"3.54.5"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006180","name":"Technology Development","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006180","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,24]]},"DOI":"10.1109\/iscas66217.2026.11562187","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T20:06:41Z","timestamp":1781813201000},"page":"4724-4728","source":"Crossref","is-referenced-by-count":0,"title":["CIMS: A CAM-based In-Memory Sorting Architecture for Efficient Top-K Ranking"],"prefix":"10.1109","author":[{"given":"Yuhan","family":"He","sequence":"first","affiliation":[{"name":"College of Future Information Technology Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Siheng","family":"Lei","sequence":"additional","affiliation":[{"name":"College of Future Information Technology Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tianxi","family":"Hu","sequence":"additional","affiliation":[{"name":"College of Future Information Technology Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rui","family":"Qiao","sequence":"additional","affiliation":[{"name":"College of Future Information Technology Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Li-Rong","family":"Zheng","sequence":"additional","affiliation":[{"name":"College of Future Information Technology Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhuo","family":"Zou","sequence":"additional","affiliation":[{"name":"College of Future Information Technology Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3734797"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-025-01405-2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554787"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCASAI.2024.3487817"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3669940.3707264"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2000.832227"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00021"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3058245"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3207689"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCASAI.2025.3540957"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2025.3590432"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2819080"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2023.3248286"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00045"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2011.5946540"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.3115\/v1\/D14-1162"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/tbdata.2025.3618474"}],"event":{"name":"2026 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Shanghai, China","start":{"date-parts":[[2026,5,24]]},"end":{"date-parts":[[2026,5,28]]}},"container-title":["2026 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11561899\/11561804\/11562187.pdf?arnumber=11562187","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:33:35Z","timestamp":1781847215000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11562187\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,24]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iscas66217.2026.11562187","relation":{},"subject":[],"published":{"date-parts":[[2026,5,24]]}}}