{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:55:08Z","timestamp":1781848508302,"version":"3.54.5"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,24]]},"DOI":"10.1109\/iscas66217.2026.11562325","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T20:06:41Z","timestamp":1781813201000},"page":"758-762","source":"Crossref","is-referenced-by-count":0,"title":["ARIC: A Lightweight Reconfigurable Active Interposer with CPU-Free Configuration"],"prefix":"10.1109","author":[{"given":"Jiashuai","family":"Zhang","sequence":"first","affiliation":[{"name":"Chinese Academy of Sciences,Shenzhen Institutes of Advanced Technology,Shenzhen,China,518055"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiao","family":"Yang","sequence":"additional","affiliation":[{"name":"Shenzhen University of Advanced Technology,Faulty of Computility Microelectronics,Shenzhen,China,518107"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xici","family":"Huang","sequence":"additional","affiliation":[{"name":"Shenzhen University of Advanced Technology,Faulty of Computility Microelectronics,Shenzhen,China,518107"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chunhua","family":"Zheng","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Shenzhen Institutes of Advanced Technology,Shenzhen,China,518055"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Liuqing","family":"Yang","sequence":"additional","affiliation":[{"name":"Shenzhen University of Advanced Technology,Faulty of Computility Microelectronics,Shenzhen,China,518107"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Huiyun","family":"Li","sequence":"additional","affiliation":[{"name":"Shenzhen University of Advanced Technology,Faulty of Computility Microelectronics,Shenzhen,China,518107"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00014"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2017.246"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474021"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49661.2025.10904578"},{"key":"ref5","first-page":"121","article-title":"Chiplet actuary: A quantitative cost model and multi-chiplet architecture exploration","volume-title":"Proc. ACM\/IEEE Design Autom. Conf. (DAC)","author":"Feng"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473888"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714998"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO61859.2024.00039"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3419579"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49661.2025.10904819"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2019.8875654"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454572"},{"key":"ref13","article-title":"UCIe 2.0 Specification","author":"Consortium","year":"2024"},{"key":"ref14","article-title":"AIB (Advanced Interface Bus) Specification Version 2.0","author":"Alliance","year":"2024"},{"key":"ref15","first-page":"271","article-title":"Fine particles, thin films and exchange anisotropy","volume-title":"Magnetism","volume":"III","author":"Jacobs","year":"1963"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD53106.2021.00069"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2968904"},{"key":"ref18","article-title":"RapidChiplet: A Toolchain for Rapid Design Space Exploration of Chiplet Architectures","author":"Iff","year":"2023"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/347090.347123"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-48302-1_28"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731582"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10181990"},{"key":"ref23","first-page":"23","article-title":"Core architecture optimization for heterogeneous chip multiprocessors","volume-title":"Proc. Int. Conf. Parallel Archit. Compilation Techn","author":"Kumar"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1177\/109434209100500306"}],"event":{"name":"2026 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Shanghai, China","start":{"date-parts":[[2026,5,24]]},"end":{"date-parts":[[2026,5,28]]}},"container-title":["2026 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11561899\/11561804\/11562325.pdf?arnumber=11562325","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:49:49Z","timestamp":1781848189000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11562325\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,24]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/iscas66217.2026.11562325","relation":{},"subject":[],"published":{"date-parts":[[2026,5,24]]}}}