{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:55:09Z","timestamp":1781848509952,"version":"3.54.5"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,24]]},"DOI":"10.1109\/iscas66217.2026.11562378","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T20:06:41Z","timestamp":1781813201000},"page":"150-154","source":"Crossref","is-referenced-by-count":0,"title":["FPGA-Based Hardware Optimization for Low-Power High-Speed NLM Algorithms"],"prefix":"10.1109","author":[{"given":"Ruihang","family":"Guo","sequence":"first","affiliation":[{"name":"Beihang University,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tianyu","family":"Yan","sequence":"additional","affiliation":[{"name":"East China University of Science and Technology,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiongyao","family":"Ye","sequence":"additional","affiliation":[{"name":"East China University of Science and Technology,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lianbo","family":"Wu","sequence":"additional","affiliation":[{"name":"Beihang University,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CISCE65916.2025.11065379"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/cje.2022.00.414"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/iscas58744.2024.10558261"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/icce-china.2017.7990984"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/cvpr.2005.38"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/tcsvt.2024.3441053"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2025.3573084"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/icta53157.2021.9661666"}],"event":{"name":"2026 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Shanghai, China","start":{"date-parts":[[2026,5,24]]},"end":{"date-parts":[[2026,5,28]]}},"container-title":["2026 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11561899\/11561804\/11562378.pdf?arnumber=11562378","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:49:49Z","timestamp":1781848189000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11562378\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,24]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas66217.2026.11562378","relation":{},"subject":[],"published":{"date-parts":[[2026,5,24]]}}}