{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:54:07Z","timestamp":1781848447739,"version":"3.54.5"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100018537","name":"National Science and Technology Major Project","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100018537","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,24]]},"DOI":"10.1109\/iscas66217.2026.11562463","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T20:06:41Z","timestamp":1781813201000},"page":"937-941","source":"Crossref","is-referenced-by-count":0,"title":["GCC-CIM: A Charge-Domain Compute-in-Memory Macro using Grouped-Row Capacitors and C-2C Ladder with Improved Multi-Bit MAC Linearity"],"prefix":"10.1109","author":[{"given":"Tong","family":"Wang","sequence":"first","affiliation":[{"name":"Beijing Jiaotong University,School of Electronic and Information Engineering,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Erxiang","family":"Ren","sequence":"additional","affiliation":[{"name":"Beijing Jiaotong University,School of Electronic and Information Engineering,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Daniel Zheng","family":"Fang","sequence":"additional","affiliation":[{"name":"Tsinghua University,Department of Electronic Engineering,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Li","family":"Luo","sequence":"additional","affiliation":[{"name":"Beijing Jiaotong University,School of Electronic and Information Engineering,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qi","family":"Wei","sequence":"additional","affiliation":[{"name":"Tsinghua University,Department of Precision Instrument,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fei","family":"Qiao","sequence":"additional","affiliation":[{"name":"Tsinghua University,Department of Electronic Engineering,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2922889"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3092533"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-024-45670-9"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310401"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2984161"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC57935.2023.10121207"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662435"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731681"},{"key":"ref9","article-title":"Aidac: A low-cost in-memory computing architecture with all-analog multi-bit compute and interconnect","author":"Xuan","year":"2023"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2934831"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899730"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3238725"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3064189"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365788"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC56115.2022.9980539"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731621"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731670"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2025.3607321"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3031290"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365932"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2024.3375319"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3232601"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772781"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3266269"}],"event":{"name":"2026 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Shanghai, China","start":{"date-parts":[[2026,5,24]]},"end":{"date-parts":[[2026,5,28]]}},"container-title":["2026 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11561899\/11561804\/11562463.pdf?arnumber=11562463","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:41:44Z","timestamp":1781847704000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11562463\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,24]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/iscas66217.2026.11562463","relation":{},"subject":[],"published":{"date-parts":[[2026,5,24]]}}}