{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:53:53Z","timestamp":1781848433121,"version":"3.54.5"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001321","name":"National Research Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001321","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,24]]},"DOI":"10.1109\/iscas66217.2026.11562467","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T20:06:41Z","timestamp":1781813201000},"page":"1734-1738","source":"Crossref","is-referenced-by-count":0,"title":["GTPE: A 28nm 33.12 TFLOPS\/W GNN Training Processor with Unstructured Multi Threshold Pruning, Hybrid Multi-mode Approximate Computing and QUIRE Number System Support"],"prefix":"10.1109","author":[{"given":"Zhou","family":"Wang","sequence":"first","affiliation":[{"name":"Imperial College London,London,UK"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Haochen","family":"Du","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University,Department of Micro-Nano Electronics,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhou","family":"Shu","sequence":"additional","affiliation":[{"name":"Xidian University,School of Microelectronics,Xi’an,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiuren","family":"Zhou","sequence":"additional","affiliation":[{"name":"Xidian University,School of Microelectronics,Xi’an,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiguang","family":"Wu","sequence":"additional","affiliation":[{"name":"Xidian University,School of Microelectronics,Xi’an,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qiankun","family":"Li","sequence":"additional","affiliation":[{"name":"Nanyang Technological University,Singapore,Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yanqing","family":"Xu","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong,Shenzhen,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hanqi","family":"Feng","sequence":"additional","affiliation":[{"name":"Nanyang Technological University,Singapore,Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaonan","family":"Tang","sequence":"additional","affiliation":[{"name":"Beijing Wisemaytech Co., Ltd.,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shushan","family":"Qiao","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Institute of Microelectronics,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tianchun","family":"Ye","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Institute of Microelectronics,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Anil A.","family":"Bharath","sequence":"additional","affiliation":[{"name":"Imperial College London,London,UK"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Emm","family":"Mic Drakakis","sequence":"additional","affiliation":[{"name":"Imperial College London,London,UK"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HCS55958.2022.9895592"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3092533"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247968"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS62602.2024.10808666"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/iscas56072.2025.11043585"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/iscas56072.2025.11043254"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662463"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2020.3037138"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/vlsitechnologyandcir57934.2023.10185367"}],"event":{"name":"2026 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Shanghai, China","start":{"date-parts":[[2026,5,24]]},"end":{"date-parts":[[2026,5,28]]}},"container-title":["2026 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11561899\/11561804\/11562467.pdf?arnumber=11562467","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:39:51Z","timestamp":1781847591000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11562467\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,24]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas66217.2026.11562467","relation":{},"subject":[],"published":{"date-parts":[[2026,5,24]]}}}