{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:55:09Z","timestamp":1781848509896,"version":"3.54.5"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100015251","name":"China Electronics Technology Group Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100015251","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,24]]},"DOI":"10.1109\/iscas66217.2026.11562495","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T20:06:41Z","timestamp":1781813201000},"page":"788-792","source":"Crossref","is-referenced-by-count":0,"title":["Reinforcement Learning Framework with Improved NSGA-II for Logic Synthesis"],"prefix":"10.1109","author":[{"given":"Zhiwei","family":"Tan","sequence":"first","affiliation":[{"name":"Jiangnan University,School of Integrated Circuits,Wuxi,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jicong","family":"Fan","sequence":"additional","affiliation":[{"name":"China Electronics Technology Group Corporation 58th Research Institute,Wuxi,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhongyan","family":"Xu","sequence":"additional","affiliation":[{"name":"China Electronics Technology Group Corporation 58th Research Institute,Wuxi,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xijun","family":"Cheng","sequence":"additional","affiliation":[{"name":"Jiangnan University,School of Integrated Circuits,Wuxi,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yufei","family":"Nai","sequence":"additional","affiliation":[{"name":"Jiangnan University,School of Integrated Circuits,Wuxi,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaofeng","family":"Gu","sequence":"additional","affiliation":[{"name":"Jiangnan University,School of Integrated Circuits,Wuxi,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhiguo","family":"Yu","sequence":"additional","affiliation":[{"name":"Jiangnan University,School of Integrated Circuits,Wuxi,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9938008"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3309740"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465913"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045559"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323973"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT56656.2022.9974330"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3485577"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323856"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/cje.2020.07.005"},{"key":"ref10","article-title":"The EPFL combinational benchmark suite","volume-title":"International Workshop on Logic and Synthesis (IWLS)","author":"Amar\u00fa"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3380446.3430622"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3168344"},{"key":"ref13","first-page":"1","article-title":"Abc: A system for sequential synthesis and verification","author":"Mishchenko","year":"2007"},{"key":"ref14","article-title":"Adam: A method for stochastic optimization","author":"Kingma","year":"2014"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774632"}],"event":{"name":"2026 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Shanghai, China","start":{"date-parts":[[2026,5,24]]},"end":{"date-parts":[[2026,5,28]]}},"container-title":["2026 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11561899\/11561804\/11562495.pdf?arnumber=11562495","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:49:43Z","timestamp":1781848183000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11562495\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,24]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas66217.2026.11562495","relation":{},"subject":[],"published":{"date-parts":[[2026,5,24]]}}}