{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:54:52Z","timestamp":1781848492248,"version":"3.54.5"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006190","name":"Research and Development","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006190","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,24]]},"DOI":"10.1109\/iscas66217.2026.11562568","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T20:06:41Z","timestamp":1781813201000},"page":"2066-2070","source":"Crossref","is-referenced-by-count":0,"title":["A 112Gb\/s DAC-Based PAM-4 Transmitter with Fast Automatic Retiming Clock Phase Optimization and 6-Tap FFE in 28nm CMOS"],"prefix":"10.1109","author":[{"given":"Chenxi","family":"Han","sequence":"first","affiliation":[{"name":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education School of Integrated Circuits,Xi’an,China,710071"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Huajin","family":"Sun","sequence":"additional","affiliation":[{"name":"Jinan Maiwei Intelligent Technology Co., Ltd."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaoteng","family":"Zhao","sequence":"additional","affiliation":[{"name":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education School of Integrated Circuits,Xi’an,China,710071"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qi","family":"Zhang","sequence":"additional","affiliation":[{"name":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education School of Integrated Circuits,Xi’an,China,710071"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuan","family":"Liu","sequence":"additional","affiliation":[{"name":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education School of Integrated Circuits,Xi’an,China,710071"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuhao","family":"Zhang","sequence":"additional","affiliation":[{"name":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education School of Integrated Circuits,Xi’an,China,710071"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hongzhi","family":"Liang","sequence":"additional","affiliation":[{"name":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education School of Integrated Circuits,Xi’an,China,710071"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shubin","family":"Liu","sequence":"additional","affiliation":[{"name":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education School of Integrated Circuits,Xi’an,China,710071"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhangming","family":"Zhu","sequence":"additional","affiliation":[{"name":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education School of Integrated Circuits,Xi’an,China,710071"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC63670.2025.10983867"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365784"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3038818"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3109562"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3108969"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-024-4072-9"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2920226"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067452"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062934"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067407"}],"event":{"name":"2026 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Shanghai, China","start":{"date-parts":[[2026,5,24]]},"end":{"date-parts":[[2026,5,28]]}},"container-title":["2026 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11561899\/11561804\/11562568.pdf?arnumber=11562568","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:47:49Z","timestamp":1781848069000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11562568\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,24]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas66217.2026.11562568","relation":{},"subject":[],"published":{"date-parts":[[2026,5,24]]}}}