{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:53:07Z","timestamp":1781848387841,"version":"3.54.5"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,24]]},"DOI":"10.1109\/iscas66217.2026.11562585","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T20:06:41Z","timestamp":1781813201000},"page":"4147-4151","source":"Crossref","is-referenced-by-count":0,"title":["A Reference-Free Neural Network Architecture for ADC Nonlinearity Calibration"],"prefix":"10.1109","author":[{"given":"Yu","family":"Shi","sequence":"first","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips and Systems,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xuecheng","family":"Yang","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips and Systems,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yihang","family":"Luan","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips and Systems,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zuo","family":"Zhang","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips and Systems,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yilian","family":"Zhong","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips and Systems,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Changde","family":"Ding","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips and Systems,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhiliang","family":"Hong","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips and Systems,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiawei","family":"Xu","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips and Systems,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3437168"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3408228"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631448"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2019.8902873"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC55480.2022.9911287"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2024.3362359"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10181892"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2024.3477463"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3201016"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2024.3415112"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177096"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2878830"},{"key":"ref13","article-title":"AD9226, 12-Bit, 65 MSPS Analog-to-Digital Converter"},{"key":"ref14","article-title":"ADC10D1500CIUT, 10-Bit, Dual 1.5-GSPS or Single 3.0-GSPS Analog-to-Digital Converter"}],"event":{"name":"2026 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Shanghai, China","start":{"date-parts":[[2026,5,24]]},"end":{"date-parts":[[2026,5,28]]}},"container-title":["2026 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11561899\/11561804\/11562585.pdf?arnumber=11562585","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:31:07Z","timestamp":1781847067000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11562585\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,24]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas66217.2026.11562585","relation":{},"subject":[],"published":{"date-parts":[[2026,5,24]]}}}