{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T06:50:50Z","timestamp":1781851850353,"version":"3.54.5"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100010418","name":"Defence Science and Technology Laboratory","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100010418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,24]]},"DOI":"10.1109\/iscas66217.2026.11562635","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T20:06:41Z","timestamp":1781813201000},"page":"1212-1216","source":"Crossref","is-referenced-by-count":0,"title":["Design-Driven Exploration of MOM Capacitors for Capacitive Neural Networks"],"prefix":"10.1109","author":[{"given":"Sachin","family":"Maheshwari","sequence":"first","affiliation":[{"name":"University of Edinburgh,Institute for Integrated Micro and Nano Systems,UK,EH9 3FF"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Himadri Singh","family":"Raghav","sequence":"additional","affiliation":[{"name":"University of Edinburgh,Institute for Integrated Micro and Nano Systems,UK,EH9 3FF"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mike","family":"Smart","sequence":"additional","affiliation":[{"name":"University of Edinburgh,Institute for Integrated Micro and Nano Systems,UK,EH9 3FF"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Themis","family":"Prodromakis","sequence":"additional","affiliation":[{"name":"University of Edinburgh,Institute for Integrated Micro and Nano Systems,UK,EH9 3FF"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alexander","family":"Serb","sequence":"additional","affiliation":[{"name":"University of Edinburgh,Institute for Integrated Micro and Nano Systems,UK,EH9 3FF"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401768"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-017-0981-8"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DCIS.2015.7388595"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2226457"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2015.7517107"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1088\/1674-4926\/37\/5\/055003"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927277"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3451707"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/el:19870674"},{"key":"ref10","article-title":"Vlsi neural network with capacitive synapses","volume-title":"IEE Conference Publication","author":"Verleysen"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112637"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-05677-5"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2022.3149029"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2020.2969695"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1117\/12.773197"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/31.108511"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401142"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1038\/s44335-024-00013-1"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.3389\/felec.2026.1743265"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/tcasai.2026.3691303"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS56072.2025.11043647"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3182577"}],"event":{"name":"2026 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Shanghai, China","start":{"date-parts":[[2026,5,24]]},"end":{"date-parts":[[2026,5,28]]}},"container-title":["2026 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11561899\/11561804\/11562635.pdf?arnumber=11562635","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:52:41Z","timestamp":1781848361000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11562635\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,24]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/iscas66217.2026.11562635","relation":{},"subject":[],"published":{"date-parts":[[2026,5,24]]}}}