{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:52:48Z","timestamp":1781848368129,"version":"3.54.5"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,24]]},"DOI":"10.1109\/iscas66217.2026.11562726","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T20:06:41Z","timestamp":1781813201000},"page":"3734-3738","source":"Crossref","is-referenced-by-count":0,"title":["VERIMLA: A Unified Framework for Verilog Generation via Multi-Level Alignment and Formal Equivalence Verification"],"prefix":"10.1109","author":[{"given":"Wing W. Y.","family":"Ng","sequence":"first","affiliation":[{"name":"South China University of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiale","family":"Chen","sequence":"additional","affiliation":[{"name":"South China University of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiayi","family":"Zhang","sequence":"additional","affiliation":[{"name":"South China University of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wen","family":"Li","sequence":"additional","affiliation":[{"name":"South China University of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Meihua","family":"Liu","sequence":"additional","affiliation":[{"name":"Shenzhen GWX Technology Co."}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Codegen: An open large language model for code with multi-turn program synthesis","volume-title":"International Conference on Learning Representations","author":"Nijkamp"},{"key":"ref2","article-title":"Codegen2: Lessons for training llms on programming and natural languages","author":"Nijkamp","year":"2023"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3657356"},{"key":"ref4","article-title":"Origen:enhancing rtl code generation with code-to-code augmentation and self-reflection","author":"Cui","year":"2024"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.23919\/DATE64628.2025.10993072","article-title":"Haven: Hallucination-mitigated llm for verilog code generation aligned with hdl engineers","author":"Yang","year":"2025"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1109\/LAD62341.2024.10691738","article-title":"Mg-verilog: Multigrained dataset towards enhanced llm-assisted verilog generation","author":"Zhang","year":"2024"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3483089"},{"key":"ref8","article-title":"Verilogeval: Evaluating large language models for verilog code generation","author":"Liu","year":"2023"},{"key":"ref9","article-title":"Codev: Empowering llms with hdl generation through multi-level summarization","author":"Zhao","year":"2025"},{"key":"ref10","article-title":"Craftrtl: High-quality synthetic data generation for verilog code models with correct-by-construction non-textual representations and targeted code repair","author":"Liu","year":"2025"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS56072.2025.11044046"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS56072.2025.11043832"},{"key":"ref13","article-title":"Betterv: controlled verilog generation with discriminative guidance","volume-title":"Proceedings of the 41st International Conference on Machine Learning","author":"Pei"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1109\/MLCAD65511.2025.11189055","article-title":"hdl2v: A code translation dataset for enhanced llm verilog generation","author":"Hong","year":"2025"},{"key":"ref15","article-title":"Rtllm: An open-source benchmark for design rtl generation with large language model","author":"Lu","year":"2023"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3697118"},{"key":"ref17","doi-asserted-by":"crossref","DOI":"10.1145\/3718088","article-title":"Revisiting verilogeval: A year of improvements in large-language models for hardware code generation","author":"Pinckney","year":"2025"},{"key":"ref18","article-title":"Comprehensive verilog design problems: A next-generation benchmark dataset for evaluating large language models and agents on rtl design and verification","author":"Pinckney","year":"2025"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16214-0_42"},{"key":"ref20","article-title":"Starcoder: may the source be with you!","author":"Li","year":"2023"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137086"},{"key":"ref22","article-title":"Deepseek-coder-v2: Breaking the barrier of closed-source models in code intelligence","author":"Zhu","year":"2024"},{"key":"ref23","volume-title":"asic-world","author":"Tala","year":"2025"},{"key":"ref24","volume-title":"runoob","year":"2025"},{"key":"ref25","doi-asserted-by":"crossref","DOI":"10.1109\/SC41405.2020.00024","article-title":"Zero: Memory optimizations toward training trillion parameter models","author":"Rajbhandari","year":"2020"},{"key":"ref26","article-title":"Lora: Low-rank adaptation of large language models","author":"Hu","year":"2021"}],"event":{"name":"2026 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Shanghai, China","start":{"date-parts":[[2026,5,24]]},"end":{"date-parts":[[2026,5,28]]}},"container-title":["2026 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11561899\/11561804\/11562726.pdf?arnumber=11562726","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:26:48Z","timestamp":1781846808000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11562726\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,24]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/iscas66217.2026.11562726","relation":{},"subject":[],"published":{"date-parts":[[2026,5,24]]}}}