{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T06:51:11Z","timestamp":1781851871532,"version":"3.54.5"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,24]]},"DOI":"10.1109\/iscas66217.2026.11562741","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T20:06:41Z","timestamp":1781813201000},"page":"3216-3220","source":"Crossref","is-referenced-by-count":0,"title":["An Area-latency-balanced Hardware Design for the Reference Pixel Management of VVC Intra Coding"],"prefix":"10.1109","author":[{"given":"Chengkang","family":"Huang","sequence":"first","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips and Systems,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Leilei","family":"Huang","sequence":"additional","affiliation":[{"name":"East China Normal University,Institute of Microelectronic Circuits and Systems,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Taoyu","family":"Zhang","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips and Systems,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shuocheng","family":"Wang","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips and Systems,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yibo","family":"Fan","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips and Systems,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937709"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC63849.2025.11133124"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2025.3543575"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2025.3624844"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2021.3101953"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2221191"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2019.2945048"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2016.2593618"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2018.2878399"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2019.2913504"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2024.3417382"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2019.00037"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401121"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS56464.2023.10108393"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS61496.2024.10848892"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS64004.2025.10966271"}],"event":{"name":"2026 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Shanghai, China","start":{"date-parts":[[2026,5,24]]},"end":{"date-parts":[[2026,5,28]]}},"container-title":["2026 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11561899\/11561804\/11562741.pdf?arnumber=11562741","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:56:26Z","timestamp":1781848586000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11562741\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,24]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iscas66217.2026.11562741","relation":{},"subject":[],"published":{"date-parts":[[2026,5,24]]}}}