{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T06:51:28Z","timestamp":1781851888079,"version":"3.54.5"},"reference-count":29,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,24]]},"DOI":"10.1109\/iscas66217.2026.11562817","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T20:06:41Z","timestamp":1781813201000},"page":"1417-1421","source":"Crossref","is-referenced-by-count":0,"title":["A Full-Custom Time-Domain Unary Sorter for Soft-Information Decoding in 65 nm CMOS"],"prefix":"10.1109","author":[{"given":"Michel","family":"Cancalon","sequence":"first","affiliation":[{"name":"École Polytechnique Fédérale de Lausanne,Telecommunication Circuits Laboratory,Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ludovic D.","family":"Blanc","sequence":"additional","affiliation":[{"name":"École Polytechnique Fédérale de Lausanne,Telecommunication Circuits Laboratory,Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christoph","family":"M\u00fcller","sequence":"additional","affiliation":[{"name":"École Polytechnique Fédérale de Lausanne,Telecommunication Circuits Laboratory,Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuqi","family":"Wang","sequence":"additional","affiliation":[{"name":"École Polytechnique Fédérale de Lausanne,Telecommunication Circuits Laboratory,Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andreas","family":"Burg","sequence":"additional","affiliation":[{"name":"École Polytechnique Fédérale de Lausanne,Telecommunication Circuits Laboratory,Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Open ROADM MSA 6.0 W B400G port digital specification (400g\u2013800g)","year":"2023"},{"key":"ref2","article-title":"Open ZR+ MSA Technical Specification","year":"2023"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057683"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/el:19970362"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/18.910572"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP39728.2021.9414615"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1972.1054746"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1984.1056952"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2025.3573444"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3502240"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185244"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3005763"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3150583"},{"key":"ref14","first-page":"47","article-title":"Unary processing","volume-title":"Advances in Computers, ser. Advances in Computers","volume":"26","author":"Poppelbaum","year":"1987"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2822300"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2024.3401701"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530615"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2423792"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2134550"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2742531"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10182089"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2847441"},{"key":"ref23","first-page":"1","article-title":"Iterative logistic weight based chase decoder for open forward error correction","volume-title":"2025 Optical Fiber Communications Conference and Exhibition (OFC)","author":"Shen"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1468075.1468121"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2025.3548527"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/STCR51658.2021.9588986"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.5009338"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCT62336.2024.10791234"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED57927.2023.10129357"}],"event":{"name":"2026 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Shanghai, China","start":{"date-parts":[[2026,5,24]]},"end":{"date-parts":[[2026,5,28]]}},"container-title":["2026 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11561899\/11561804\/11562817.pdf?arnumber=11562817","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:58:11Z","timestamp":1781848691000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11562817\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,24]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/iscas66217.2026.11562817","relation":{},"subject":[],"published":{"date-parts":[[2026,5,24]]}}}