{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:53:53Z","timestamp":1781848433152,"version":"3.54.5"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100018537","name":"National Science and Technology Major Project","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100018537","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,24]]},"DOI":"10.1109\/iscas66217.2026.11562890","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T20:06:41Z","timestamp":1781813201000},"page":"400-404","source":"Crossref","is-referenced-by-count":0,"title":["Adaptive All-Digital Clock Data Calibration Circuit for Chiplet Interfaces"],"prefix":"10.1109","author":[{"given":"Zhenming","family":"Li","sequence":"first","affiliation":[{"name":"Zhejiang University,College of Integrated Circuits,Hangzhou,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pengkang","family":"Luo","sequence":"additional","affiliation":[{"name":"Zhejiang University,College of Integrated Circuits,Hangzhou,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Guowei","family":"Xing","sequence":"additional","affiliation":[{"name":"Zhejiang University,College of Integrated Circuits,Hangzhou,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaowen","family":"Jiang","sequence":"additional","affiliation":[{"name":"Zhejiang University,College of Integrated Circuits,Hangzhou,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wei","family":"Xi","sequence":"additional","affiliation":[{"name":"China Southern Power Grid New Power System(Beijing) Research Institute Co., Ltd,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kai","family":"Huang","sequence":"additional","affiliation":[{"name":"Zhejiang University,College of Integrated Circuits,Hangzhou,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2025.3591501"},{"key":"ref2","first-page":"1","article-title":"Multi-package co-design for chiplet integration","volume-title":"2022 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","author":"Zhuang"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2025.3575251"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/OJSSCS.2024.3506694"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2875092"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067477"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49661.2025.10904767"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3160327"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2015.7313907"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT59917.2023.10332304"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310348"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.906183"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658549"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2260186"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2313131"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC56007.2022.10031551"},{"issue":"15","key":"ref17","article-title":"A configurable resolution time-to-digital converter with low pvt sensitivity for lidar applications","volume-title":"Electronics","volume":"13","author":"Sheng","year":"2024"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICTA64028.2024.10860470"}],"event":{"name":"2026 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Shanghai, China","start":{"date-parts":[[2026,5,24]]},"end":{"date-parts":[[2026,5,28]]}},"container-title":["2026 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11561899\/11561804\/11562890.pdf?arnumber=11562890","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:40:26Z","timestamp":1781847626000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11562890\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,24]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iscas66217.2026.11562890","relation":{},"subject":[],"published":{"date-parts":[[2026,5,24]]}}}