{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T06:50:42Z","timestamp":1781851842250,"version":"3.54.5"},"reference-count":29,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,24]]},"DOI":"10.1109\/iscas66217.2026.11562927","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T20:06:41Z","timestamp":1781813201000},"page":"4078-4082","source":"Crossref","is-referenced-by-count":0,"title":["FPGA-Based High-Parallelism ORB Feature Extraction Accelerator for Visual SLAM"],"prefix":"10.1109","author":[{"given":"Yang","family":"Liu","sequence":"first","affiliation":[{"name":"Tiangong University,School of Computer Sci. & Tech.,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qingyu","family":"Chen","sequence":"additional","affiliation":[{"name":"Tiangong University,School of Computer Sci. & Tech.,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yongjiang","family":"Xue","sequence":"additional","affiliation":[{"name":"Tiangong University,School of Computer Sci. & Tech.,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fei","family":"Qiao","sequence":"additional","affiliation":[{"name":"Tsinghua University,Department of Electronic Engineering,Bei Jing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qingzeng","family":"Song","sequence":"additional","affiliation":[{"name":"Tiangong University,School of Computer Sci. & Tech.,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MRA.2006.1638022"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TRO.2017.2705103"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.engappai.2022.104992"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TRO.2016.2624754"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TITS.2021.3063477"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3390\/rs15041156"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2018.2790953"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IROS.2018.8593691"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2007.1049"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772870"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2011.6126544"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT56656.2022.9974562"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126624500282"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISMAR.2007.4538852"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-15561-1_56"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICRA.2014.6906584"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502279"},{"key":"ref18","article-title":"ORB-based SLAM accelerator on SoC FPGA","author":"Vemulapati","year":"2022"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ETS54262.2022.9810421"},{"key":"ref20","first-page":"1","article-title":"eslam: An energy-efficient accelerator for real-time orb-slam on fpga platform","volume-title":"Proceedings of the 56th Annual Design Automation Conference 2019","author":"Liu"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TRO.2021.3075644"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.3390\/app131810038"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.patrec.2018.02.020"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.3390\/s23198035"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.3390\/electronics11142259"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT52863.2021.9609808"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS58634.2023.10382726"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS58744.2024.10558318"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CCISP52774.2021.9639346"}],"event":{"name":"2026 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Shanghai, China","start":{"date-parts":[[2026,5,24]]},"end":{"date-parts":[[2026,5,28]]}},"container-title":["2026 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11561899\/11561804\/11562927.pdf?arnumber=11562927","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:51:29Z","timestamp":1781848289000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11562927\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,24]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/iscas66217.2026.11562927","relation":{},"subject":[],"published":{"date-parts":[[2026,5,24]]}}}