{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:54:26Z","timestamp":1781848466184,"version":"3.54.5"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,24]]},"DOI":"10.1109\/iscas66217.2026.11563024","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T20:06:41Z","timestamp":1781813201000},"page":"1067-1071","source":"Crossref","is-referenced-by-count":0,"title":["High-Speed Area-Efficient Adder Design with SET-MOS Technology"],"prefix":"10.1109","author":[{"given":"Jingping","family":"Zhang","sequence":"first","affiliation":[{"name":"University of Windsor,Department of Electrical and Computer Engineering,Windsor,Canada,N9B 3P4"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chunhong","family":"Chen","sequence":"additional","affiliation":[{"name":"University of Windsor,Department of Electrical and Computer Engineering,Windsor,Canada,N9B 3P4"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/6.591665"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/el:20010430"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/92.988727"},{"key":"ref4","first-page":"3","article-title":"A logic for high-speed addition","author":"Weinberger","year":"1958","journal-title":"National Bureau of Standards Circular 591"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/82.539001"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IRETELC.1962.5407919"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465528"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2319695"},{"key":"ref9","first-page":"1","article-title":"An area-efficient carry select adder design by sharing the common Boolean logic term","volume-title":"International Multi-Conference of Engineers and Computer Scientists (IMECS)","author":"Wey"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICDCS59278.2024.10560999"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/iNIS.2017.17"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/NANO63165.2025.11113779"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3186810"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2019.2929100"},{"issue":"6","key":"ref15","first-page":"1","article-title":"Performance optimization of logic circuits based on hybrid CMOS and CNFET design","volume":"1","author":"Sayed","year":"2013","journal-title":"Int. J. Recent Technology and Engineering"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IESPC.2019.8902355"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/BF00683782"},{"key":"ref18","first-page":"336","article-title":"A simple SET-MOS universal hybrid circuit forrealization of all basic functions","volume-title":"IEEE International Conf. on Advances in Engineering, Science and Management (ICAESM)","author":"Samanta"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCA62361.2024.10532847"},{"key":"ref20","volume-title":"Hybrid CMOS single-electron transistor\u2014Device and circuit design","author":"Mahapatra","year":"2006"}],"event":{"name":"2026 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Shanghai, China","start":{"date-parts":[[2026,5,24]]},"end":{"date-parts":[[2026,5,28]]}},"container-title":["2026 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11561899\/11561804\/11563024.pdf?arnumber=11563024","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:45:42Z","timestamp":1781847942000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11563024\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,24]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/iscas66217.2026.11563024","relation":{},"subject":[],"published":{"date-parts":[[2026,5,24]]}}}