{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:54:50Z","timestamp":1781848490346,"version":"3.54.5"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,24]],"date-time":"2026-05-24T00:00:00Z","timestamp":1779580800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,24]]},"DOI":"10.1109\/iscas66217.2026.11563037","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T20:06:41Z","timestamp":1781813201000},"page":"385-389","source":"Crossref","is-referenced-by-count":0,"title":["CoMe3D: Co-Optimizing Cache-Memory Coupling and Traffic Scheduling for Monolithic 3D Heterogeneous Systems"],"prefix":"10.1109","author":[{"given":"Jingpeng","family":"Ma","sequence":"first","affiliation":[{"name":"Beijing University of Posts and Telecommunications,School of Electronic Engineering,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ke","family":"Han","sequence":"additional","affiliation":[{"name":"Beijing University of Posts and Telecommunications,School of Electronic Engineering,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mingxuan","family":"Wu","sequence":"additional","affiliation":[{"name":"Beijing University of Posts and Telecommunications,School of Electronic Engineering,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rongrong","family":"Fu","sequence":"additional","affiliation":[{"name":"Ministry of Industry and Information Technology,Key Laboratory of Mobile Application Innovation and Governance Technology,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Min","family":"Luo","sequence":"additional","affiliation":[{"name":"Ministry of Industry and Information Technology,Key Laboratory of Mobile Application Innovation and Governance Technology,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kuihan","family":"Zhou","sequence":"additional","affiliation":[{"name":"Ministry of Industry and Information Technology,Key Laboratory of Mobile Application Innovation and Governance Technology,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/jproc.2018.2882603"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/vlsit.2015.7223698"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/nature22994"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/iscas.2018.8351756"},{"key":"ref5","first-page":"335","article-title":"Multi2Sim: A simulation framework for CPU-GPU computing","volume-title":"Proc. Int. Conf. Parallel Archit. Compilation Techn. (PACT)","author":"Ubal"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/iedm19574.2021.9720647"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ispass.2016.7482078"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3053277.3053279"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/iiswc.2016.7581262"},{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1109\/LLVM-HPC.2018.8639381","article-title":"AIWC: OpenCL-based Architecture-Independent Workload Characterisation","author":"Johnston","year":"2018"},{"key":"ref11","article-title":"RevaMp3D: Architecting the Processor Core and Cache Hierarchy for Systems with Monolithically-Integrated Logic and Memory","author":"Ghiasi","year":"2022"},{"key":"ref12","article-title":"HeM3D: Heterogeneous Manycore Architecture Based on Monolithic 3D Vertical Integration","author":"Arka","year":"2020"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2016.7970034"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1587\/transcom.2020EBP3017"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3579854"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/sc.2010.50"},{"issue":"4","key":"ref17","first-page":"503","article-title":"Design of 3D DRAM and Its Application in 3D Integrated Multi-Core Computing Systems","volume":"88","author":"Jang","year":"2011","journal-title":"Microelectron. Eng"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea12010018"},{"key":"ref19","article-title":"Unified Memory Controller for Heterogeneous Memory on a Multi-Chip Package","volume-title":"U.S. Patent","author":"Ghosh","year":"2015"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/trustcom\/bigdatase\/icess.2017.309"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/iccd56317.2022.00021"},{"key":"ref22","first-page":"411","article-title":"Adaptive Memory-Side Last-level GPU Caching","volume-title":"2019 ACM\/IEEE 46th Annual International Symposium on Computer Architecture (ISCA)","author":"Zhao"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2015.2507597"},{"key":"ref24","first-page":"132","article-title":"Off-chip memory bandwidth minimization through cache partitioning for multi-core platforms","volume-title":"Design Automation Conference","author":"Yu"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/tpds.2015.2461155"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.23919\/date56975.2023.10137051"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/mm.2015.72"}],"event":{"name":"2026 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Shanghai, China","start":{"date-parts":[[2026,5,24]]},"end":{"date-parts":[[2026,5,28]]}},"container-title":["2026 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11561899\/11561804\/11563037.pdf?arnumber=11563037","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:47:14Z","timestamp":1781848034000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11563037\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,24]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/iscas66217.2026.11563037","relation":{},"subject":[],"published":{"date-parts":[[2026,5,24]]}}}