{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:39:44Z","timestamp":1725550784075},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,7]]},"DOI":"10.1109\/iscc.2007.4381572","type":"proceedings-article","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T21:55:20Z","timestamp":1194990920000},"page":"901-906","source":"Crossref","is-referenced-by-count":0,"title":["An Embedded Networking SoC for purely Ethernet MANs\/WANs"],"prefix":"10.1109","author":[{"given":"Th.","family":"Orphanoudakis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Kornaros","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I.","family":"Mavroidis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Nikologiannis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I.","family":"Papaefstathiou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/49.594854"},{"key":"ref3","article-title":"Network Processor Performance Analysis Methodology","author":"lakshmanamurthy","year":"2002","journal-title":"Intel Technology Journal"},{"journal-title":"Clearwater Networks CNP810SP Simultaneous Multithreading (SMT) core","year":"0","key":"ref10"},{"journal-title":"Xilinx Virtex-II Pro Data Sheet","year":"2002","key":"ref6"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/S1389-1286(01)00289-4"},{"key":"ref5","article-title":"A Fully-Programmable Memory Management System Supporting Queue Handling at Multi Gigabit rates","author":"kornaros","year":"2003","journal-title":"Proceedings of ACM\/ IEEE Design Automation Conference (DAC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639430"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2002.1106668"},{"article-title":"Network Systems Design using Network Processors","year":"2003","author":"comer","key":"ref7"},{"key":"ref2","article-title":"PowerNP Network Processor Hardware, Software and Applications","author":"allen","year":"2001","journal-title":"IBM Systems Journal"},{"journal-title":"Broadcom's SiByte NP","year":"0","key":"ref9"},{"year":"0","key":"ref1","article-title":"Virtual Bridged Local Area Networks"}],"event":{"name":"2007 IEEE Symposium on Computers and Communications","start":{"date-parts":[[2007,7,1]]},"location":"Santiago, Portugal","end":{"date-parts":[[2007,7,4]]}},"container-title":["2007 IEEE Symposium on Computers and Communications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4381469\/4381470\/04381572.pdf?arnumber=4381572","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T18:34:40Z","timestamp":1489689280000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4381572\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,7]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscc.2007.4381572","relation":{},"ISSN":["1530-1346"],"issn-type":[{"type":"print","value":"1530-1346"}],"subject":[],"published":{"date-parts":[[2007,7]]}}}