{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T08:42:50Z","timestamp":1725698570087},"reference-count":39,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/iscc.2017.8024640","type":"proceedings-article","created":{"date-parts":[[2017,9,4]],"date-time":"2017-09-04T20:26:54Z","timestamp":1504556814000},"page":"898-905","source":"Crossref","is-referenced-by-count":7,"title":["A survey on decoding schedules of LDPC convolutional codes and associated hardware architectures"],"prefix":"10.1109","author":[{"given":"Hayfa","family":"Ben Thameur","sequence":"first","affiliation":[]},{"given":"Bertrand","family":"Le Gal","sequence":"additional","affiliation":[]},{"given":"Nadia","family":"Khouja","sequence":"additional","affiliation":[]},{"given":"Fethi","family":"Tlili","sequence":"additional","affiliation":[]},{"given":"Christophe","family":"Jego","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSC.2008.15"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937927"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ITWKSPS.2010.5503166"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.918002"},{"key":"ref31","article-title":"A dualcore programmable decoder for LDPC convolutional codes","author":"tavares","year":"2008","journal-title":"IEEE International Symposium on Circuits and Systems"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/STA.2016.7952003"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JCN.2015.000063"},{"key":"ref36","article-title":"Re-duced complexity decoding strategies for LDPC convolutional codes","author":"pusane","year":"2004","journal-title":"International Symposium on Information Theory"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2011.6033865"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISTC.2012.6325232"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2011.2177439"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2013.6831345"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2016.2567638"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2016.7511553"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464593"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693780"},{"key":"ref16","article-title":"Jointly designed architecture-aware ldpc convolutional codes and high-throughput parallel encoders\/decoders","author":"chen","year":"2010","journal-title":"IEEE Transactions on Circuits and Systems I Regular Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2230506"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2510619"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465635"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2362721"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2011.6034088"},{"key":"ref27","doi-asserted-by":"crossref","DOI":"10.1109\/ASSCC.2014.7008902","article-title":"A 1-100Mb\/s 0.5-9.9mW DPC convolutional code decoder for body area network","author":"chen","year":"2014","journal-title":"IEEE Asian Solid-State Circuits Conference (A-SSCC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2010.2059490"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/18.910578"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2012.2197749"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2009.2021379"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378838"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2008.050519"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2010.2095072"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ITW.2012.6404660"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/18.782171"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.905232"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2016592"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2007.4429987"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS.2012.50"},{"key":"ref23","doi-asserted-by":"crossref","DOI":"10.1109\/JSSC.2012.2185193","article-title":"A 2.37-Gb\/s 284.8 mW Rate-Compatible (491, 3,6) LDPC-CC Decoder","author":"chen","year":"2012","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2013.6691005"},{"key":"ref25","article-title":"An efficient multirate LDPC-CC decoder with layered decoding algorithm","author":"chen","year":"2013","journal-title":"IEEE International Conference on Communications (IKCC)"}],"event":{"name":"2017 IEEE Symposium on Computers and Communications (ISCC)","start":{"date-parts":[[2017,7,3]]},"location":"Heraklion, Greece","end":{"date-parts":[[2017,7,6]]}},"container-title":["2017 IEEE Symposium on Computers and Communications (ISCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8016448\/8024490\/08024640.pdf?arnumber=8024640","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,17]],"date-time":"2020-10-17T02:50:28Z","timestamp":1602903028000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8024640\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/iscc.2017.8024640","relation":{},"subject":[],"published":{"date-parts":[[2017,7]]}}}