{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:26:03Z","timestamp":1774967163466,"version":"3.50.1"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,5]]},"DOI":"10.1109\/isccsp.2014.6877936","type":"proceedings-article","created":{"date-parts":[[2014,8,20]],"date-time":"2014-08-20T15:22:14Z","timestamp":1408548134000},"page":"558-561","source":"Crossref","is-referenced-by-count":6,"title":["BER analysis of MLC NAND Flash memories based on an asymmetric PAM model"],"prefix":"10.1109","author":[{"given":"Stelios","family":"Korkotsides","sequence":"first","affiliation":[]},{"given":"Georgios","family":"Bikas","sequence":"additional","affiliation":[]},{"given":"Efstratios","family":"Eftaxiadis","sequence":"additional","affiliation":[]},{"given":"Theodore","family":"Antonakopoulos","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811702"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2010.5545014"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2009.25"},{"key":"1","article-title":"Intel strataflash memory technology overview","author":"atwood","year":"1997","journal-title":"Intel Technology Journal"},{"key":"7","first-page":"521","article-title":"Error patterns in mlc nand flash memory: Measurement, characterization, and analysis","author":"cai","year":"2012","journal-title":"Proceedings of the conference on Design Automation and Test in Europe"},{"key":"6","author":"proakis","year":"2007","journal-title":"Digital Communications Ser McGraw-Hill Higher Education"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2046966"},{"key":"4","volume":"8","author":"brewer","year":"2011","journal-title":"Nonvolatile Memory Technologies with Emphasis on Flash A Comprehensive Guide to Understanding and Using Flash Memory Devices"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2024154"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2008.4671744"},{"key":"11","article-title":"On the use of strong bch codes for improving multilevel nand flash memory storage capacity","author":"sun","year":"2006","journal-title":"IEEE Workshop on Signal Processing Systems (SiPS) Design and Implementation"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.266"}],"event":{"name":"2014 6th International Symposium on Communications, Control and Signal Processing (ISCCSP)","location":"Athens, Greece","start":{"date-parts":[[2014,5,21]]},"end":{"date-parts":[[2014,5,23]]}},"container-title":["2014 6th International Symposium on Communications, Control and Signal Processing (ISCCSP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6862736\/6877795\/06877936.pdf?arnumber=6877936","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T10:51:16Z","timestamp":1602672676000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6877936"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/isccsp.2014.6877936","relation":{},"subject":[],"published":{"date-parts":[[2014,5]]}}}