{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:09:22Z","timestamp":1729616962314,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/iscit.2014.7011943","type":"proceedings-article","created":{"date-parts":[[2015,1,21]],"date-time":"2015-01-21T19:36:49Z","timestamp":1421869009000},"page":"409-413","source":"Crossref","is-referenced-by-count":1,"title":["rrBox: Remote dynamically reconfigurable middlebox using NetFPGA"],"prefix":"10.1109","author":[{"given":"Tze Hon","family":"Tan","sequence":"first","affiliation":[]},{"given":"Chia Yee","family":"Ooi","sequence":"additional","affiliation":[]},{"given":"M. N.","family":"Marsono","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","article-title":"Self reconfiguration of embedded systems mapped on spartan-3","author":"cant\ufffd","year":"2008","journal-title":"4th International Workshop on Reconfigurable Communication Centric SoCs (Re-CoSoC 2008"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.72"},{"key":"11","article-title":"Ultra-fast downloading of partial bitstreams through ethernet","author":"bomel","year":"2009","journal-title":"Architecture of Computing Systems - ARCS"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4630020"},{"key":"3","article-title":"An open plat form for development of network processing modules in reprogrammable hardware","volume":"1","author":"lockwood","year":"2001","journal-title":"IEC DesignCon"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360304"},{"journal-title":"Dynamic Partial Self-Reconfigruation Quick Modeling Simulation and Synthesis","year":"2010","author":"schallenberg","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2010.5470736"},{"key":"7","article-title":"Exploring the self reconfiguration of fpga: Design flow, architecture and performance","volume":"3","author":"krifa","year":"2011","journal-title":"International Journal on Computer Science and Engineering"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1851399.1851410"},{"key":"5","doi-asserted-by":"crossref","DOI":"10.1145\/2465839.2465844","article-title":"From 1g to 10g: Code reuse in action","author":"antichi","year":"2013","journal-title":"First Workshop on High Performance and Programmable Networking"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1397718.1397720"},{"key":"9","article-title":"Rss: A reconfigurable security system designed on netfpga and virtex5-lx110t","author":"zhang","year":"2010","journal-title":"1st European NetFPGA Developers Workshop"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.13"}],"event":{"name":"2014 14th International Symposium on Communications and Information Technologies (ISCIT)","start":{"date-parts":[[2014,9,24]]},"location":"Incheon, South Korea","end":{"date-parts":[[2014,9,26]]}},"container-title":["2014 14th International Symposium on Communications and Information Technologies (ISCIT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7000610\/7011852\/07011943.pdf?arnumber=7011943","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T04:03:37Z","timestamp":1498190617000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7011943\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscit.2014.7011943","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}