{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T17:43:37Z","timestamp":1769535817203,"version":"3.49.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/isda.2012.6416643","type":"proceedings-article","created":{"date-parts":[[2013,1,30]],"date-time":"2013-01-30T17:50:06Z","timestamp":1359568206000},"page":"821-825","source":"Crossref","is-referenced-by-count":0,"title":["A neural model for processor-throughput using hardware parameters and software's dynamic behavior"],"prefix":"10.1109","author":[{"given":"Azam","family":"Beg","sequence":"first","affiliation":[{"name":"College of Information Technology, United Arab Emirates University, Al ain, UAE"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.W. Chandana","family":"Prasad","sequence":"additional","affiliation":[{"name":"College of Information Technology, Charles Sturt University, Sydney, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ashutosh K.","family":"Singh","sequence":"additional","affiliation":[{"name":"School of Engineering and Science, Curtain University, Sarawak, Malaysia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arosha","family":"Senanayake","sequence":"additional","affiliation":[{"name":"Universiti Brunei Darussalam, Jalan Tungku Link, Gadong BE 1410, Negara Brunei Darussalam, Brunei"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1994.717410"},{"key":"22","first-page":"99","article-title":"Visualization of the Static Aspects of Software: A Survey","author":"pierre","year":"0","journal-title":"IEEE Transactions on Visualization and Computer Graphics"},{"key":"17","author":"mitchell","year":"1997","journal-title":"Machine Learning"},{"key":"23","author":"sherwood","year":"1999","journal-title":"Time Varying Behavior of Programs"},{"key":"18","year":"2010","journal-title":"Neural Network Toolbox"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176303"},{"key":"16","article-title":"Understanding Software - Static and Dynamic Aspects","author":"lo?we","year":"0","journal-title":"17th Int Conf Advanced Sci & Tech (ICAST 2001) Chicago IL USA"},{"key":"13","first-page":"161","article-title":"A Predictive Performance Model for Superscalar Processors","author":"joseph","year":"0","journal-title":"39th Ann IEEE\/ACM Int Symp Microarchit (MICRO-39) Orlando FL USA"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.85"},{"key":"11","first-page":"1","article-title":"Simpoint 3.0 Faster and More Flexible Program Analysis","volume":"7","author":"hamerly","year":"2005","journal-title":"J Instruction-Level Parallelism"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2002.1030715"},{"key":"21","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1145\/1241601.1241616","article-title":"Subsetting the SPEC CPU2006 Benchmark Suite","volume":"35","author":"phansalkar","year":"2007","journal-title":"SIGARCH Comput Archit News"},{"key":"3","year":"0","journal-title":"SPEC CPU2000 Benchmarks"},{"key":"20","first-page":"10","article-title":"Measuring Benchmark Similarity Experiments with SPEC CPU Benchmark Suites","author":"phalsankar","year":"0","journal-title":"IEEE Int Symp Performance Analysis of Syst & Software (IPASS 2005) Austin TX USA"},{"key":"2","year":"0","journal-title":"SPEC CPU2006 Benchmarks"},{"key":"1","year":"0","journal-title":"SimpleScalar"},{"key":"10","first-page":"121","article-title":"Generation, validation and analysis of SPEC CPU2006 simulations points based on branch, memory and TLB characteristics","author":"ganesan","year":"0","journal-title":"2009 SPEC Benchmark Workshop on Comput Performance Evaluation & Benchmarking Austin TX USA"},{"key":"7","article-title":"An online tool for teaching design tradeoffs in computer architecture","author":"beg","year":"0","journal-title":"Int Conf Eng Educ (ICEE 2007) Coimbra Portugal"},{"key":"6","article-title":"Incorporating program characteristics into a processor model","author":"beg","year":"0","journal-title":"Int Conf Machine Learning & Data Analysis 2008 (ICMLDA'08) San Francisco CA USA"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2007.4488749"},{"key":"4","year":"0","journal-title":"SPEC CPU95 benchmarks"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253197"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1002\/cae.20243"}],"event":{"name":"2012 12th International Conference on Intelligent Systems Design and Applications (ISDA)","location":"Kochi, India","start":{"date-parts":[[2012,11,27]]},"end":{"date-parts":[[2012,11,29]]}},"container-title":["2012 12th International Conference on Intelligent Systems Design and Applications (ISDA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6409495\/6416502\/06416643.pdf?arnumber=6416643","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T05:04:46Z","timestamp":1769490286000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6416643\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/isda.2012.6416643","relation":{},"subject":[],"published":{"date-parts":[[2012,11]]}}}