{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T17:28:31Z","timestamp":1772645311678,"version":"3.50.1"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,29]],"date-time":"2023-05-29T00:00:00Z","timestamp":1685318400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,29]],"date-time":"2023-05-29T00:00:00Z","timestamp":1685318400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5,29]]},"DOI":"10.1109\/isdcs58735.2023.10153518","type":"proceedings-article","created":{"date-parts":[[2023,6,20]],"date-time":"2023-06-20T17:22:33Z","timestamp":1687281753000},"page":"01-04","source":"Crossref","is-referenced-by-count":3,"title":["Implementation of Area Efficient Adders for Inexact Computing"],"prefix":"10.1109","author":[{"given":"Rounak","family":"Roy","sequence":"first","affiliation":[{"name":"School of VLSI Technology Indian Institute of Engineering Science and Technology,Shibpur,West Bengal,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudip","family":"Ghosh","sequence":"additional","affiliation":[{"name":"School of VLSI Technology Indian Institute of Engineering Science and Technology,Shibpur,West Bengal,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hafizur","family":"Rahaman","sequence":"additional","affiliation":[{"name":"School of VLSI Technology Indian Institute of Engineering Science and Technology,Shibpur,West Bengal,India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.7873\/date.2014.374"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICES.2013.6613278"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2018.8347241"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126608004381"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/92.988727"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.559336"},{"key":"ref7","volume-title":"Designing CMOS Circuits for Low Power","author":"Soudris","year":"2010"},{"key":"ref8","first-page":"69","article-title":"An enhanced low-power high-speed Adder For Error-Tolerant application","volume-title":"Proceedings of the 2009 12th International Symposium on Integrated Circuits","author":"Zhu"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185273"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993675"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657022"},{"key":"ref12","volume-title":"Approximate computing: Enabling voltage over-scaling in multimedia applications","author":"Mohapatra"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.280"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993675"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3131274"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.7873\/date.2014.108"},{"key":"ref17","volume-title":"Digital Integrated Circuits: A Design Perspective","author":"Rabaey","year":"1996"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2009.5270834"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.597298"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/cads.2013.6714233"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"ref22","article-title":"Logical Effort: Designing Fast CMOS Circuits","volume-title":"NEWCAS 2015","author":"Ivan Sutherland","year":"1999"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/74382.74412"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.51"},{"key":"ref25","volume-title":"SPECIFICATION AND DESIGN OF EMBEDDED SYSTEMS","author":"Gajski","year":"1994"}],"event":{"name":"2023 International Symposium on Devices, Circuits and Systems (ISDCS)","location":"Higashihiroshima, Japan","start":{"date-parts":[[2023,5,29]]},"end":{"date-parts":[[2023,5,31]]}},"container-title":["2023 International Symposium on Devices, Circuits and Systems (ISDCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10153534\/10153516\/10153518.pdf?arnumber=10153518","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T10:37:29Z","timestamp":1709289449000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10153518\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,29]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/isdcs58735.2023.10153518","relation":{},"subject":[],"published":{"date-parts":[[2023,5,29]]}}}