{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:24:19Z","timestamp":1730273059822,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1109\/ised.2016.7977065","type":"proceedings-article","created":{"date-parts":[[2017,7,13]],"date-time":"2017-07-13T16:48:42Z","timestamp":1499964522000},"page":"112-116","source":"Crossref","is-referenced-by-count":3,"title":["32 Bit re-configurable RISC processor design and implementation for BETA ISA with inbuilt matrix multiplier"],"prefix":"10.1109","author":[{"given":"Raj Prakash","family":"Singh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ankit K.","family":"Vashishtha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Krishna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Exploration and Customization of FPGA-Based Soft Processors","volume":"26","author":"peter","year":"2007","journal-title":"IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref3","article-title":"Study of 32-bit RISC Processor Architecture and VHDL FPGA Implementation 32-bitMatrix Manipulation","volume":"32","author":"shah","year":"2011","journal-title":"International Journal of Computer Applications"},{"key":"ref10","article-title":"Design Approach For Fault Recoverable ALU With Improved Fault Tolerance","volume":"6","author":"ankit","year":"2015","journal-title":"International Journal of VLSI Design & Communication Systems (VLSICS)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/92.924027"},{"key":"ref11","first-page":"15","article-title":"Introduction to reconfigurable hardware.","author":"konstantinos","year":"2005","journal-title":"System Level Design of Reconfigurable Systems-on-Chip"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SMElec.2012.6417198"},{"key":"ref8","article-title":"Re-RISC: A Reconfigurable Reduced Instruction Set Computer","author":"huang","year":"1998","journal-title":"Department of EECS Massachusetts Institute of Technology"},{"key":"ref7","first-page":"394","article-title":"16-Bit RISC processor design for convolution application","author":"samiappa","year":"2011","journal-title":"IEEE International Conference in Recent Trends in Information Technology (ICRTIT)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCO.2015.7282282"},{"key":"ref9","first-page":"310","article-title":"The secretblaze: A configurable and cost-effective open-source soft-core processor","author":"lyonel","year":"2011","journal-title":"IEEE International Symposium In Parallel and Distributed Processing Workshops and Phd Forum (IPDPSW)"},{"key":"ref1","first-page":"374","article-title":"FPGA-based hardware acceleration: A CPU\/accelerator interface exploration","author":"paulo","year":"2011","journal-title":"18th IEEE International Conference In Electronics Circuits and Systems (ICECS)"}],"event":{"name":"2016 Sixth International Symposium on Embedded Computing and System Design (ISED)","start":{"date-parts":[[2016,12,15]]},"location":"Patna, India","end":{"date-parts":[[2016,12,17]]}},"container-title":["2016 Sixth International Symposium on Embedded Computing and System Design (ISED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7966456\/7977039\/07977065.pdf?arnumber=7977065","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,8,16]],"date-time":"2017-08-16T12:08:03Z","timestamp":1502885283000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7977065\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/ised.2016.7977065","relation":{},"subject":[],"published":{"date-parts":[[2016,12]]}}}