{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T19:40:05Z","timestamp":1750621205698,"version":"3.41.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1109\/ised.2016.7977091","type":"proceedings-article","created":{"date-parts":[[2017,7,13]],"date-time":"2017-07-13T20:48:42Z","timestamp":1499978922000},"page":"249-253","source":"Crossref","is-referenced-by-count":0,"title":["MASI: An eviction aware cache coherence protocol for CMPs"],"prefix":"10.1109","author":[{"given":"Mamata","family":"Dalui","sequence":"first","affiliation":[]},{"given":"Tannishtha","family":"Som","sequence":"additional","affiliation":[]},{"given":"Shivani","family":"Bansal","sequence":"additional","affiliation":[]},{"given":"Shivam","family":"Pant","sequence":"additional","affiliation":[]},{"given":"Biplab K.","family":"Sikdar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"469","DOI":"10.1145\/1669112.1669172","article-title":"an integrated power, area, and timing modeling framework for multicore and manycore architectures","author":"li","year":"2009","journal-title":"Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.44"},{"key":"ref6","first-page":"1","article-title":"Improved-MOESI Cache Coherence Protocol","author":"altwaijry","year":"2013","journal-title":"Arabian Journal for Science and Engineering"},{"key":"ref5","article-title":"Multi2Sim: A Simulation Framework for CPU-GPU Computing","author":"rafael","year":"2012","journal-title":"Proceedings of the International Conference on Parallel Architectures and Compilation Techniques"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2005.1487887"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.52"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.23"},{"volume":"2","journal-title":"AMD64 Architecture Programmer's Manual","year":"2005","key":"ref1"}],"event":{"name":"2016 Sixth International Symposium on Embedded Computing and System Design (ISED)","start":{"date-parts":[[2016,12,15]]},"location":"Patna, India","end":{"date-parts":[[2016,12,17]]}},"container-title":["2016 Sixth International Symposium on Embedded Computing and System Design (ISED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7966456\/7977039\/07977091.pdf?arnumber=7977091","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T19:08:23Z","timestamp":1750619303000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7977091\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/ised.2016.7977091","relation":{},"subject":[],"published":{"date-parts":[[2016,12]]}}}