{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:48:10Z","timestamp":1767340090984},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/ised.2017.8303914","type":"proceedings-article","created":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T21:58:31Z","timestamp":1519941511000},"page":"1-5","source":"Crossref","is-referenced-by-count":5,"title":["TSV repairing for 3D ICs using redundant TSV"],"prefix":"10.1109","author":[{"given":"Sudeep","family":"Ghosh","sequence":"first","affiliation":[]},{"given":"Surajit Kumar","family":"Roy","sequence":"additional","affiliation":[]},{"given":"Hafizur","family":"Rahaman","sequence":"additional","affiliation":[]},{"given":"Chandan","family":"Giri","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Electrical tests for three-dimensional ICs (3dics) with TSVs","author":"chen","year":"2010","journal-title":"Proc 3D Test Workshop Informal Digest"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.37"},{"key":"ref10","first-page":"1","article-title":"Pre-bond Probing of TSVs in 3D stacked ICs","author":"noia","year":"2012","journal-title":"Proc IEEE International Test Conference"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISED.2012.49"},{"key":"ref5","first-page":"166","article-title":"TSV Redundancy: Architecture and Design Issues in 3D IC","author":"hsieh","year":"2010","journal-title":"Proc DATE"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASQED.2013.6643579"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0268"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2015.7085482"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397268"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176602"},{"key":"ref1","first-page":"268","article-title":"Three dimensional Integrated circuit for low power, High-Bandwidth system-on-chips","author":"burun","year":"2001","journal-title":"IEEE Int Solid-State Circuit Conf (ISSCC)"}],"event":{"name":"2017 7th International Symposium on Embedded Computing and System Design (ISED)","start":{"date-parts":[[2017,12,18]]},"location":"Durgapur","end":{"date-parts":[[2017,12,20]]}},"container-title":["2017 7th International Symposium on Embedded Computing and System Design (ISED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8296056\/8303903\/08303914.pdf?arnumber=8303914","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,4,2]],"date-time":"2018-04-02T20:44:18Z","timestamp":1522701858000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8303914\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ised.2017.8303914","relation":{},"subject":[],"published":{"date-parts":[[2017,12]]}}}