{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:24:47Z","timestamp":1730273087082,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/ised.2017.8303929","type":"proceedings-article","created":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T21:58:31Z","timestamp":1519941511000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Lookahead legalization based global placement for heterogeneous FPGAs"],"prefix":"10.1109","author":[{"given":"Sharbani","family":"Purkayastha","sequence":"first","affiliation":[]},{"given":"Shyamapada","family":"Mukherjee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"555","article-title":"QPF: efficient quadratic placement for FPGAs","author":"xu","year":"2005","journal-title":"International Conference on Field Programmable Logic and Applications (FPL)"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1145\/2463209.2488922"},{"key":"ref12","first-page":"395","volume":"24","author":"maidee","year":"2005","journal-title":"Timing-driven partitioning-based placement for island style FPGAs"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1145\/1723112.1723140"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1145\/2872334.2886419"},{"year":"0","key":"ref15"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1145\/2966986.2980084"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/TCAD.2007.907068"},{"key":"ref18","first-page":"7","article-title":"UT-PlaceF: a routability-driven FPGA placer with physical and congestion aware packing","author":"li","year":"2016","journal-title":"Proceedings of the 35th International Conference on Computer-Aided Design (ICCAD '16)"},{"key":"ref4","first-page":"10","article-title":"An efficientand effective analytical placer for FP-GAs","author":"lin","year":"2013","journal-title":"ACM\/IEEE Design Automation Conference (DAC)"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/1353629.1353640"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1145\/2560519.2560523"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/FPL.2012.6339278"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/FPL.2007.4380635"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ICCAD.2014.7001421"},{"key":"ref2","first-page":"742","article-title":"A new FPGA placement algorithm for heterogeneous resources","author":"xie","year":"2009","journal-title":"International Conference on ASIC (ASICON)"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/FPL.2006.311290"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TCAD.2008.925783"}],"event":{"name":"2017 7th International Symposium on Embedded Computing and System Design (ISED)","start":{"date-parts":[[2017,12,18]]},"location":"Durgapur","end":{"date-parts":[[2017,12,20]]}},"container-title":["2017 7th International Symposium on Embedded Computing and System Design (ISED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8296056\/8303903\/08303929.pdf?arnumber=8303929","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,4,2]],"date-time":"2018-04-02T20:44:25Z","timestamp":1522701865000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8303929\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/ised.2017.8303929","relation":{},"subject":[],"published":{"date-parts":[[2017,12]]}}}