{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T23:40:40Z","timestamp":1725406840545},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/ised.2017.8303930","type":"proceedings-article","created":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T21:58:31Z","timestamp":1519941511000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["A placement optimization technique for 3D IC"],"prefix":"10.1109","author":[{"given":"Sabyasachee","family":"Banerjee","sequence":"first","affiliation":[]},{"given":"Subhashis","family":"Majumder","sequence":"additional","affiliation":[]},{"given":"Abhishek","family":"Varma","sequence":"additional","affiliation":[]},{"given":"Debesh K.","family":"Das","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.82"},{"journal-title":"Industrial technology research instiutute (itri)","year":"2009","key":"ref3"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2050012"},{"key":"ref6","first-page":"159","article-title":"Imf: Interconnect-driven multilevel floorplanning for large-scale building-module designs","author":"chen","year":"2005","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2012.2207703"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2016.7753537"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2190537"},{"journal-title":"3- D IC Physical Design and 3-D Architecture Exploration","year":"2011","author":"cong","key":"ref7"},{"journal-title":"The International Technology Roadmap for Semiconductors","year":"1999","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/6.591665"},{"journal-title":"GSRC Floorplan Benchmarks","year":"0","key":"ref1"}],"event":{"name":"2017 7th International Symposium on Embedded Computing and System Design (ISED)","start":{"date-parts":[[2017,12,18]]},"location":"Durgapur","end":{"date-parts":[[2017,12,20]]}},"container-title":["2017 7th International Symposium on Embedded Computing and System Design (ISED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8296056\/8303903\/08303930.pdf?arnumber=8303930","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,4,2]],"date-time":"2018-04-02T20:44:19Z","timestamp":1522701859000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8303930\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/ised.2017.8303930","relation":{},"subject":[],"published":{"date-parts":[[2017,12]]}}}