{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:25:05Z","timestamp":1730273105325,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/ised.2018.8704027","type":"proceedings-article","created":{"date-parts":[[2019,5,2]],"date-time":"2019-05-02T22:53:59Z","timestamp":1556837639000},"page":"74-79","source":"Crossref","is-referenced-by-count":2,"title":["Non-blocking Gated Buffers for Energy Efficient on-chip Interconnects in the era of Dark Silicon"],"prefix":"10.1109","author":[{"given":"Khushboo","family":"Rani","sequence":"first","affiliation":[]},{"given":"Sukarn","family":"Agarwal","sequence":"additional","affiliation":[]},{"given":"Hemangee K.","family":"Kapoor","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/IPDPS.2017.77"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/MICRO.2012.33"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/2786572.2788707"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/NOCS.2012.31"},{"key":"ref14","article-title":"Parsec 2.0: A new benchmark suite for chip-multiprocessors","volume":"2011","author":"bienia","year":"2009","journal-title":"Proceedings of the 5th Annual Workshop on Modeling Benchmarking and Simulation"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1145\/2967938.2974058"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1016\/j.jpdc.2017.01.016"},{"year":"2017","author":"samih","journal-title":"Router parking in power-efficient interconnect architectures","key":"ref6"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/DSD.2014.28"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"SIGARCH Comput Archit News"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/HPCA.2015.7056048"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TCAD.2011.2110470"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1145\/2744769.2747938"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ISPASS.2009.4919636"}],"event":{"name":"2018 8th International Symposium on Embedded Computing and System Design (ISED)","start":{"date-parts":[[2018,12,13]]},"location":"Cochin, India","end":{"date-parts":[[2018,12,15]]}},"container-title":["2018 8th International Symposium on Embedded Computing and System Design (ISED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8698774\/8703880\/08704027.pdf?arnumber=8704027","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T22:59:36Z","timestamp":1558393176000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8704027\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ised.2018.8704027","relation":{},"subject":[],"published":{"date-parts":[[2018,12]]}}}