{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:25:07Z","timestamp":1730273107376,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/ised.2018.8704045","type":"proceedings-article","created":{"date-parts":[[2019,5,2]],"date-time":"2019-05-02T22:53:59Z","timestamp":1556837639000},"page":"230-235","source":"Crossref","is-referenced-by-count":0,"title":["Towards Analysing the Effect of Snoozy Caches on the Temperature of Tiled Chip Multi-Processors"],"prefix":"10.1109","author":[{"given":"Ashwini","family":"Kulkarni","sequence":"first","affiliation":[]},{"given":"Chirag","family":"Joshi","sequence":"additional","affiliation":[]},{"given":"Khushboo","family":"Rani","sequence":"additional","affiliation":[]},{"given":"Sukarn","family":"Agarwal","sequence":"additional","affiliation":[]},{"given":"S. P.","family":"Mahajan","sequence":"additional","affiliation":[]},{"given":"Hemangee K.","family":"Kapoor","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.24"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785565"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-69338-3_4"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2016720"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2013.6604475"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1327171.1327184"},{"journal-title":"CACTI 6 0 A Tool to Understand Large Caches","year":"2008","author":"muralimanohar","key":"ref16"},{"key":"ref17","first-page":"294","article-title":"Orion: a power-performance simulator for interconnection networks","author":"wang","year":"2002","journal-title":"MICRO-35"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2695664.2695763"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The Gem5 Simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2013.11.001"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187576"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545232"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2159542.2159545"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194581"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2187671.2187675"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.896916"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"journal-title":"The PARSEC benchmark suite Characterization and architectural implications","year":"2008","author":"bienia","key":"ref22"},{"journal-title":"Hotspot 6 0 Validation acceleration and extension","year":"2015","author":"zhang","key":"ref21"},{"key":"ref23","first-page":"12","article-title":"Adaptive power optimization of on-chip snuca cache on tiled chip multicore architecture using remap policy","author":"dani","year":"2011","journal-title":"Second Workshop on Architecture and Multi-Core Applications"}],"event":{"name":"2018 8th International Symposium on Embedded Computing and System Design (ISED)","start":{"date-parts":[[2018,12,13]]},"location":"Cochin, India","end":{"date-parts":[[2018,12,15]]}},"container-title":["2018 8th International Symposium on Embedded Computing and System Design (ISED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8698774\/8703880\/08704045.pdf?arnumber=8704045","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T22:59:40Z","timestamp":1558393180000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8704045\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/ised.2018.8704045","relation":{},"subject":[],"published":{"date-parts":[[2018,12]]}}}