{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:25:08Z","timestamp":1730273108926,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/ised.2018.8704060","type":"proceedings-article","created":{"date-parts":[[2019,5,2]],"date-time":"2019-05-02T18:53:59Z","timestamp":1556823239000},"page":"116-123","source":"Crossref","is-referenced-by-count":1,"title":["Low Area & Memory Efficient VLSI Architecture of 1D\/2D DWT for Real Time Image Decomposition"],"prefix":"10.1109","author":[{"given":"Anirban","family":"Chakraborty","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ayan","family":"Banerjee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"364","article-title":"Efficient multiplier-less designs for 1-DDWT using 9\/7 filters based on distributed arithmetic","author":"mohanty","year":"2009","journal-title":"IEEE International Symposium on Integrated Circuits (ISIC-2009)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2010.5775015"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2015.61"},{"key":"ref13","article-title":"Low Power and Area Efficient 2-D DWT Using 9\/7 Filter based on NEDA Technique","volume":"80 15","author":"gupta","year":"2013","journal-title":"International Journal of Computer Applications"},{"key":"ref14","article-title":"Bit-serial systolic architecture for 2-D non-separable discrete wavelet transform","author":"mohanty","year":"2009","journal-title":"Integrated Circuits ISIC'09"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.911801"},{"key":"ref16","article-title":"Bit-serial systolic architecture for 2-D non-separable discrete wavelet transform","author":"mohanty","year":"2009","journal-title":"Integrated Circuits ISIC'09"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2203745"},{"key":"ref18","first-page":"271","article-title":"An Efficient VLSI Architecture for Convolution Based DWT Using MAC","author":"noor mahammad","year":"2018","journal-title":"2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/30.920468"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.883092"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MMSP.2006.285331"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1049\/el:20082418"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.900354"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/78.301851"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/53.29648"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IWSOC.2003.1213058"},{"key":"ref9","first-page":"159","article-title":"NEDA: A new distributed arithmetic architectures and is application to discrete cosine transform","author":"pan","year":"1999","journal-title":"Proceedings of IEEE Workshop on SIPS"},{"article-title":"The engineer's ultimate guide to wavelet analysis-the wavelet tutorial","year":"1996","author":"polikar","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2017.8010160"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2007.891069"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"400","DOI":"10.1109\/TCE.2009.5174400","article-title":"A high-performance and memory-efficient VLSI architecture with parallel scanning method for 2-D lifting-based discrete wavelet transform","volume":"55","author":"lai","year":"2009","journal-title":"IEEE Trans Consum Electron"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.178"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2011.2109953"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1049\/iet-ipr.2016.0695"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2005.848307"}],"event":{"name":"2018 8th International Symposium on Embedded Computing and System Design (ISED)","start":{"date-parts":[[2018,12,13]]},"location":"Cochin, India","end":{"date-parts":[[2018,12,15]]}},"container-title":["2018 8th International Symposium on Embedded Computing and System Design (ISED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8698774\/8703880\/08704060.pdf?arnumber=8704060","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T18:59:29Z","timestamp":1558378769000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8704060\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/ised.2018.8704060","relation":{},"subject":[],"published":{"date-parts":[[2018,12]]}}}