{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T04:21:43Z","timestamp":1769746903391,"version":"3.49.0"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,12,15]],"date-time":"2023-12-15T00:00:00Z","timestamp":1702598400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,12,15]],"date-time":"2023-12-15T00:00:00Z","timestamp":1702598400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,12,15]]},"DOI":"10.1109\/ised59382.2023.10444571","type":"proceedings-article","created":{"date-parts":[[2024,2,28]],"date-time":"2024-02-28T18:47:33Z","timestamp":1709146053000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Highly Accurate Approximate Ternary Multipliers for Error Resilient Applications"],"prefix":"10.1109","author":[{"given":"Shalini","family":"Burri","sequence":"first","affiliation":[{"name":"Gokaraju Rangaraju Institute of Engineering &#x0026; Technology,Electronics and Communication Engineering,Hyderabad,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gowtham Sri Harsha","family":"Kudulla","sequence":"additional","affiliation":[{"name":"Gokaraju Rangaraju Institute of Engineering &#x0026; Technology,Electronics and Communication Engineering,Hyderabad,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pavan Kumar","family":"Jogi","sequence":"additional","affiliation":[{"name":"Gokaraju Rangaraju Institute of Engineering &#x0026; Technology,Electronics and Communication Engineering,Hyderabad,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anantha Sai Satwik","family":"Vysyaraju","sequence":"additional","affiliation":[{"name":"BITS Pilani,Electrical and Electronics Engineering,Hyderabad,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Uppugunduru Anil","family":"Kumar","sequence":"additional","affiliation":[{"name":"The ICFAI Foundation for Higher Education,Electronics and Communication Engineering, Faculty of Science and Technology (IcfaiTech),Hyderabad,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Syed Ershad","family":"Ahmed","sequence":"additional","affiliation":[{"name":"BITS Pilani,Electrical and Electronics Engineering,Hyderabad,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sreehari","family":"Veeramachaneni","sequence":"additional","affiliation":[{"name":"Gokaraju Rangaraju Institute of Engineering &#x0026; Technology,Electronics and Communication Engineering,Hyderabad,India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","first-page":"1","article-title":"Multiple-valued logic in VLSI: challenges and opportunities","volume-title":"Proc. NORCHIP Conf.","author":"Dubrova"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/mnl.2011.0168"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.1984.1052216"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/tnano.2018.2871841"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-50699-5"},{"issue":"2","key":"ref6","first-page":"217","article-title":"CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits","volume":"10","author":"Sheng","year":"2011","journal-title":"IEEE TNANO"},{"key":"ref7","article-title":"Novel CNFET Ternary Circuit Techniques for High-performance and Energy-efficient Design","author":"Keivan","year":"2018","journal-title":"IET Circuits, Devices Systems"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/access.2019.2928251"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/primeasia.2013.6731176"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2016.2531100"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ismvl.2018.00041"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/tnano.2020.3018867"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1002\/jnm.2685"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2016.07.015"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-017-0627-1"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9040643"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3068971"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-021-01664-2"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2015.0264"}],"event":{"name":"2023 11th International Conference on Intelligent Systems and Embedded Design (ISED)","location":"Dehradun, India","start":{"date-parts":[[2023,12,15]]},"end":{"date-parts":[[2023,12,17]]}},"container-title":["2023 11th International Conference on Intelligent Systems and Embedded Design (ISED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10444530\/10444531\/10444571.pdf?arnumber=10444571","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T05:43:06Z","timestamp":1709271786000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10444571\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12,15]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/ised59382.2023.10444571","relation":{},"subject":[],"published":{"date-parts":[[2023,12,15]]}}}