{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,4]],"date-time":"2026-01-04T10:43:29Z","timestamp":1767523409731,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/isias.2011.6122835","type":"proceedings-article","created":{"date-parts":[[2012,1,11]],"date-time":"2012-01-11T22:01:11Z","timestamp":1326319271000},"page":"292-297","source":"Crossref","is-referenced-by-count":33,"title":["AES-512: 512-bit Advanced Encryption Standard algorithm design and evaluation"],"prefix":"10.1109","author":[{"given":"Abidalrahman","family":"Moh'd","sequence":"first","affiliation":[]},{"given":"Yaser","family":"Jararweh","sequence":"additional","affiliation":[]},{"given":"Lo'ai","family":"Tawalbeh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","article-title":"An FPGA Implementation and Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists","author":"elbirt","year":"0","journal-title":"Third Advanced Encryption Standard (AES3) Candidate Conference New York 2000"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1109\/92.931230"},{"key":"18","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-44499-8_9","article-title":"A Comparalive Study of Performance of AES Final Candidates Using FPGAs","author":"dandalis","year":"0","journal-title":"Cryptographic Hardware and Embedded Systems Workshop (CHES 2000) Worcester Massachusetts 2000"},{"key":"15","first-page":"805","article-title":"A high-throughput cost-effective ASIC implementation of the AES Algorithm","author":"cao","year":"2009","journal-title":"ASIC 2009 ASICON '09 IEEE 8th International Conference on"},{"key":"16","first-page":"129","article-title":"An ASIC implementation of the AES Mixcolumn Operation","author":"wolkerstofer","year":"2001","journal-title":"Proc Austrochip 2001 Vienna Austria Oct"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/AHS.2007.23"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/FPT.2007.4439248"},{"key":"11","article-title":"Efficient implementation of Rijndael encryption in reconfigurable hardware: Improvements and design tradeoffs","author":"standaert","year":"2003","journal-title":"Proceedings of CIIT 2003"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/IDT.2010.5724403"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/92.931230"},{"key":"20","article-title":"Enhanced FPGA Implementations for Doubling Oriented and Jacobi- Quartics Elliptic Curves Cryptography","author":"tawalbeh","year":"2011","journal-title":"Journal of Information Assurance and Security"},{"key":"2","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04722-4","author":"daemen","year":"2002","journal-title":"The Design of Rijndael"},{"year":"2001","journal-title":"Announcing the Advanced Encryption Standard (AES)","key":"1"},{"key":"10","first-page":"53","article-title":"Architectural Optimization for a 1.82-Gbits\/sec VLSI Implementation of the AES Rijndael Algorithm","volume":"2162","author":"kuo","year":"2001","journal-title":"Lecture Notes in Computer Science"},{"key":"7","first-page":"40","article-title":"Comparison of the Hardware Performance of the AES Candidates Using Reconfigurable Hardware","author":"gaj","year":"0","journal-title":"Proc 3rd Advanced Encryption Standard Conference New York April 2000"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/ITCC.2004.1286716"},{"key":"5","first-page":"239","article-title":"A Compact Rijndael Hardware Architecture with S-Box Optimization","volume":"2248","author":"satoh","year":"0","journal-title":"LNCS"},{"key":"4","first-page":"77","article-title":"Two Methods of Rijndael Implementation in Reconfigurable Hardware","volume":"2162","author":"fischer","year":"0","journal-title":"LNCS"},{"key":"9","article-title":"The Rijndael Block Cipher: AES Proposal","author":"daemen","year":"0","journal-title":"Proc 1st AES Candidate Conf 1998"},{"year":"2001","author":"bean","journal-title":"Hardware Performance Simulations of Round 2 Advanced Encryption Standard Algorithms","key":"8"}],"event":{"name":"2011 7th International Conference on Information Assurance and Security (IAS)","start":{"date-parts":[[2011,12,5]]},"location":"Melacca, Malaysia","end":{"date-parts":[[2011,12,8]]}},"container-title":["2011 7th International Conference on Information Assurance and Security (IAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6112288\/6122777\/06122835.pdf?arnumber=6122835","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T12:36:58Z","timestamp":1497962218000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6122835\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/isias.2011.6122835","relation":{},"subject":[],"published":{"date-parts":[[2011,12]]}}}