{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T08:10:52Z","timestamp":1770279052509,"version":"3.49.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/isicir.2014.7029437","type":"proceedings-article","created":{"date-parts":[[2015,2,10]],"date-time":"2015-02-10T09:52:27Z","timestamp":1423561947000},"page":"592-595","source":"Crossref","is-referenced-by-count":5,"title":["A bitstream readback based FPGA test and diagnosis system"],"prefix":"10.1109","author":[{"given":"T. Du A.W.","family":"Ruan","sequence":"first","affiliation":[]},{"given":"P. Li B.R.","family":"Jie","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2014.03.017"},{"key":"13","author":"sundararajan","year":"0","journal-title":"Testing FPGA Devices Using JBits Xilinx Inc 2100 Logic Drive"},{"key":"14","first-page":"91","article-title":"JBits: From HDL to bitstreams in seconds","author":"singh","year":"2001","journal-title":"IEEE Symposium on FPGAs for Custom Computing Machines"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.74"},{"key":"12","year":"2005","journal-title":"Virtex FPGA Series Configuration and Readback"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743180"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510883"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046211"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/CSAE.2011.5952842"},{"key":"7","first-page":"2300","article-title":"Built-in self-test design for fault detection and fault diagnosis in SRAM-based FPGA","author":"hsu","year":"2009","journal-title":"IEEE Transactions on Instrumentation and Measurement"},{"key":"6","first-page":"309","author":"dutt","year":"2008","journal-title":"Built-in self-test of FPGAs with provable diagnosis abilities and high diagnostic coverage with application to online testing"},{"key":"5","first-page":"36","article-title":"Mixed PLB and interconnect BIST for FPGAs without fault-free assumptions","author":"dutt","year":"2006","journal-title":"Proceedings of the 24th IEEE VLSI Test Symposium"},{"key":"4","first-page":"230","article-title":"Built-in self-test of configurable logic blocks in Virtex-5 FPGAs","author":"bradley","year":"2009","journal-title":"Proceedings of the Southeastern Symposium on System Theory"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2012.09.013"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2008.08.001"}],"event":{"name":"2014 International Symposium on Integrated Circuits (ISIC)","location":"Singapore","start":{"date-parts":[[2014,12,10]]},"end":{"date-parts":[[2014,12,12]]}},"container-title":["2014 International Symposium on Integrated Circuits (ISIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7005969\/7029433\/07029437.pdf?arnumber=7029437","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T21:03:44Z","timestamp":1490303024000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7029437\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/isicir.2014.7029437","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}