{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:23:23Z","timestamp":1729661003520,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/isicir.2014.7029446","type":"proceedings-article","created":{"date-parts":[[2015,2,10]],"date-time":"2015-02-10T14:52:27Z","timestamp":1423579947000},"page":"95-98","source":"Crossref","is-referenced-by-count":0,"title":["Statistical power optimization of deep-submicron digital CMOS circuits based on structured perceptron"],"prefix":"10.1109","author":[{"given":"Amir","family":"Zjajo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nick","family":"van der Meijs","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rene","family":"van Leuken","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","first-page":"195","article-title":"Fast training of support vector machines using sequential minimal optimization","volume":"199","author":"platt","year":"0","journal-title":"Advances in Kernel Methods Support Vector Learning"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICPR.2002.1048282"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1015330.1015341"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1023\/A:1007662407062"},{"key":"12","first-page":"1159","article-title":"Hope and fear for discriminative training of statistical translation models","volume":"13","author":"chiang","year":"2012","journal-title":"Journal of Machine Learning Research"},{"key":"3","first-page":"14","author":"itoh","year":"2009","journal-title":"Adaptive circuits for the 0 5-V nanoscale CMOS era"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609253"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2055291"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2010.1107"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870796"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167511"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231853"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065662"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2009.2039184"},{"key":"8","doi-asserted-by":"crossref","first-page":"235","DOI":"10.1109\/92.845891","article-title":"A minimum total power methodology for projecting limits on CMOS GSI","volume":"8","author":"bhavnagarwala","year":"2000","journal-title":"IEEE Trans on VLSI Systems"}],"event":{"name":"2014 International Symposium on Integrated Circuits (ISIC)","start":{"date-parts":[[2014,12,10]]},"location":"Singapore","end":{"date-parts":[[2014,12,12]]}},"container-title":["2014 International Symposium on Integrated Circuits (ISIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7005969\/7029433\/07029446.pdf?arnumber=7029446","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T05:16:37Z","timestamp":1498194997000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7029446\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/isicir.2014.7029446","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}