{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:08:12Z","timestamp":1729645692933,"version":"3.28.0"},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/isicir.2014.7029455","type":"proceedings-article","created":{"date-parts":[[2015,2,10]],"date-time":"2015-02-10T14:52:27Z","timestamp":1423579947000},"page":"75-78","source":"Crossref","is-referenced-by-count":0,"title":["Digital compensation method for the path delay mismatches in GRO-TDC"],"prefix":"10.1109","author":[{"given":"Pyoungwon","family":"Park","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dipankar","family":"Nag","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yan","family":"Dan Lei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muthukumaraswamy Annamalai","family":"Arasu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"340","article-title":"A low-noise, Wide-BW 3.6GHz digital fractional-n frequency synthesizer with a noise-shaping time-to-digital converter and quantization noise cancellation","author":"hsu","year":"2008","journal-title":"IEEE ISSCC Dig Tech"},{"key":"2","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/TCSI.2009.2018928","article-title":"Analysis and design of voltage-controlled oscillator based analog-to-digital converter","volume":"57","author":"kim","year":"2010","journal-title":"IEEE Trans Circuits Syst I"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014709"},{"key":"5","doi-asserted-by":"crossref","first-page":"289","DOI":"10.1109\/4.551926","article-title":"A novel high-speed ring oscillator for multiphase clock generation using negative skewed delay scheme","volume":"32","author":"lee","year":"1997","journal-title":"J Solid-State Circuits"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2230543"}],"event":{"name":"2014 International Symposium on Integrated Circuits (ISIC)","start":{"date-parts":[[2014,12,10]]},"location":"Singapore","end":{"date-parts":[[2014,12,12]]}},"container-title":["2014 International Symposium on Integrated Circuits (ISIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7005969\/7029433\/07029455.pdf?arnumber=7029455","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T05:16:38Z","timestamp":1498194998000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7029455\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isicir.2014.7029455","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}