{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:42:34Z","timestamp":1730274154279,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/isicir.2014.7029458","type":"proceedings-article","created":{"date-parts":[[2015,2,10]],"date-time":"2015-02-10T14:52:27Z","timestamp":1423579947000},"page":"324-327","source":"Crossref","is-referenced-by-count":0,"title":["Design of threshold dominant delay Physical Unclonable Functions in 65nm CMOS"],"prefix":"10.1109","author":[{"given":"Yuejun","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pengjun","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianrui","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gang","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1080\/00207217.2012.687189"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2013.6690998"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.083"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859470"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2013.2279798"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1126\/science.1074376"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2290845"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6572128"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2255691"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E96.A.963"},{"key":"4","first-page":"69","article-title":"A digital 1.6 pJ\/bit chip identification circuit using process variations","volume":"41","author":"ying","year":"2008","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1049\/el.2013.2326"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757433"}],"event":{"name":"2014 International Symposium on Integrated Circuits (ISIC)","start":{"date-parts":[[2014,12,10]]},"location":"Singapore","end":{"date-parts":[[2014,12,12]]}},"container-title":["2014 International Symposium on Integrated Circuits (ISIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7005969\/7029433\/07029458.pdf?arnumber=7029458","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T01:17:21Z","timestamp":1490318241000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7029458\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/isicir.2014.7029458","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}