{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:42:21Z","timestamp":1729676541606,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/isicir.2014.7029470","type":"proceedings-article","created":{"date-parts":[[2015,2,10]],"date-time":"2015-02-10T09:52:27Z","timestamp":1423561947000},"page":"99-102","source":"Crossref","is-referenced-by-count":1,"title":["Vt-conscious repeater insertion in power-managed VLSI"],"prefix":"10.1109","author":[{"given":"Houman","family":"Zarrabi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Asim","family":"Al-Khalili","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yvon","family":"Savaria","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.15"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1531542.1531557"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945396"},{"key":"13","article-title":"Approximation of wiring delay in mos-fet lsi","volume":"4","author":"sakurai","year":"1983","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973092"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2001.954689"},{"key":"12","article-title":"Low-power repeaters driving RC and RLC interconnects with delay and bandwidth constraints","author":"chen","year":"2006","journal-title":"IEEE TVLSI"},{"journal-title":"Predictive technology models","year":"0","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/92.845896"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379016"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1985.22046"},{"journal-title":"Low Power Design Essentials 1st Edition","year":"2009","author":"jan","key":"7"},{"journal-title":"Digital Integrated Circuits A Design Perspective","year":"2003","author":"rabaey","key":"6"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"0","key":"5"},{"key":"4","doi-asserted-by":"crossref","DOI":"10.1109\/ISQED.2006.91","article-title":"New generation of predictive technology model for sub-45nm design exploration","author":"zhao","year":"2006","journal-title":"Proc IEEE Int Symp Quality Electronic Design (ISQED)"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995696"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.90"}],"event":{"name":"2014 International Symposium on Integrated Circuits (ISIC)","start":{"date-parts":[[2014,12,10]]},"location":"Singapore","end":{"date-parts":[[2014,12,12]]}},"container-title":["2014 International Symposium on Integrated Circuits (ISIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7005969\/7029433\/07029470.pdf?arnumber=7029470","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,20]],"date-time":"2019-08-20T16:36:00Z","timestamp":1566318960000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7029470\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/isicir.2014.7029470","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}