{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:54:07Z","timestamp":1729662847599,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/isicir.2014.7029510","type":"proceedings-article","created":{"date-parts":[[2015,2,10]],"date-time":"2015-02-10T14:52:27Z","timestamp":1423579947000},"page":"508-511","source":"Crossref","is-referenced-by-count":0,"title":["An efficient residue-to-binary converter for the new moduli set {2<sup>n\/2<\/sup> ± 1, 2<sup>2n+1<\/sup>,2<sup>n<\/sup> + 1}"],"prefix":"10.1109","author":[{"given":"Hillary","family":"Siewobr","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazeem A.","family":"Gbolagade","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sorin","family":"Cotofana","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","first-page":"494","article-title":"A parallel Implementation of the Reverse Converter for the moduli set 2n-l,2n,2n-1-1","volume":"55","author":"hosseinzadeh","year":"2009","journal-title":"World Academy of Science Engineering and Technology"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.900844"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1093\/ietisy\/e91-d.7.2058"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ICTTA.2008.4530266"},{"key":"16","first-page":"295","article-title":"New Arithmetic residue to binary Converters","volume":"1","author":"molahosseini","year":"2007","journal-title":"International Journal of Computer Sciences and Engineering Systems"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2002.1011216"},{"key":"14","doi-asserted-by":"crossref","first-page":"1296","DOI":"10.1109\/TCSI.2003.817789","article-title":"An efficient reverse converter for the 4-moduli set { 2n-1, 2n, 2n + l,22n + 1} based on the new Chinese remainder theorem","volume":"50","author":"cao","year":"2003","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.895515"},{"key":"12","article-title":"on the Design of RNS Reverse Converters for the Four-Moduli Set {2n-1,2n + l,2n,2n+l+T","author":"sousa","year":"0","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2188456"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1999.867826"},{"key":"2","first-page":"1","author":"zimmermann","year":"1998","journal-title":"VHDL Library of Arithmetic Units"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICTTA.2008.4530266"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537592"},{"key":"7","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1142\/S0218126600000044","article-title":"A memoryless residue to binary converterfor the 4-superset {2n-1, 2n + 1,2n, 2n+1-1}","volume":"10","author":"vinod","year":"2000","journal-title":"J Circuits Syst Comput"},{"key":"6","doi-asserted-by":"crossref","first-page":"687","DOI":"10.1049\/ip-cdt:20045155","article-title":"Efficient reverse converters for the four-moduli sets {2n-1, 2n + 1, 2n, 2n+1-1} and {2n-1,2n + l,2n,2n-l-i","volume":"152","author":"cao","year":"2005","journal-title":"IEEE Proc Comput Digit Tech"},{"key":"5","doi-asserted-by":"crossref","first-page":"168","DOI":"10.1109\/ARITH.1999.762842","article-title":"A reverse converter for the 4-moduli superset {2\"-12 + 1,2 2\"+1 + 1}","author":"bhardwaj","year":"1999","journal-title":"Proc IEEE Symp Comput Arith"},{"key":"4","first-page":"318","article-title":"MRC Technique for RNS to decimalconversion for the moduliset {2n + 2, 2n + 1, 2n}","author":"gbolagade","year":"2008","journal-title":"16th Annual Workshop on Circuits Systems and Signal Processing"},{"key":"9","first-page":"2103","article-title":"An improved RNS reverse converter for the {22n+1-1,2n,2n-1} Moduli Set","author":"gbolagade","year":"2010","journal-title":"IEEE International Symposium on Circuits and Systems"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2026681"}],"event":{"name":"2014 International Symposium on Integrated Circuits (ISIC)","start":{"date-parts":[[2014,12,10]]},"location":"Singapore","end":{"date-parts":[[2014,12,12]]}},"container-title":["2014 International Symposium on Integrated Circuits (ISIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7005969\/7029433\/07029510.pdf?arnumber=7029510","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,29]],"date-time":"2020-08-29T21:55:28Z","timestamp":1598738128000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7029510\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/isicir.2014.7029510","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}