{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T20:39:50Z","timestamp":1725395990646},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/isicir.2014.7029521","type":"proceedings-article","created":{"date-parts":[[2015,2,10]],"date-time":"2015-02-10T14:52:27Z","timestamp":1423579947000},"page":"432-435","source":"Crossref","is-referenced-by-count":0,"title":["ROM-less RNS-to-binary converter moduli {2<sup>2n<\/sup> − 1, 2<sup>2n<\/sup> + 1, 2<sup>n<\/sup> − 3, 2<sup>n<\/sup> + 3}"],"prefix":"10.1109","author":[{"given":"Pedro Miguens","family":"Matutino","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo","family":"Chaves","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leonel","family":"Sousa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","first-page":"1","article-title":"Arithmetic-based Binary-to-RNS converter modulo {2\ufffd} for jn-bit dynamic range","author":"matutino","year":"2014","journal-title":"Very Large Scale Integration (VLSI) Systems IEEE Transactions on"},{"key":"11","article-title":"Binary-to-RNS conversion units for moduli {2\ufffd3}","author":"matutino","year":"2011","journal-title":"Proc 10th EUROMICRO Conf Digital System Design Architectures Methods and Tools"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/CADS.2013.6714234"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.2"},{"key":"2","article-title":"An RNS based specific processor for computing the minimum SAD","author":"matutino","year":"2008","journal-title":"11th Euromicro Conference on Digital System Design Architectures Methods and Tools"},{"journal-title":"Residue Number System Arithmetic Modern Applications in Digital Signal Processing","year":"1986","author":"soderstrand","key":"1"},{"key":"10","doi-asserted-by":"crossref","DOI":"10.1109\/ARITH.1999.762841","article-title":"Efficient VLSI implementation of modulo {2 \ufffd1} addition and multiplication","author":"zimmermann","year":"1999","journal-title":"14th IEEE Symposium on Computer Arithmetic"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2010157"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2012.0148"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2007.08.008"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.821516"},{"key":"9","doi-asserted-by":"crossref","DOI":"10.1142\/p523","author":"omondi","year":"2007","journal-title":"Residue Number Systems Theory and Implementation"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2010.77"}],"event":{"name":"2014 International Symposium on Integrated Circuits (ISIC)","start":{"date-parts":[[2014,12,10]]},"location":"Singapore","end":{"date-parts":[[2014,12,12]]}},"container-title":["2014 International Symposium on Integrated Circuits (ISIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7005969\/7029433\/07029521.pdf?arnumber=7029521","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,20]],"date-time":"2019-08-20T20:35:50Z","timestamp":1566333350000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7029521\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/isicir.2014.7029521","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}