{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:42:52Z","timestamp":1730274172504,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/isicir.2014.7029536","type":"proceedings-article","created":{"date-parts":[[2015,2,10]],"date-time":"2015-02-10T14:52:27Z","timestamp":1423579947000},"page":"30-33","source":"Crossref","is-referenced-by-count":1,"title":["Zero collision attack and its countermeasures on Residue Number System multipliers"],"prefix":"10.1109","author":[{"given":"Marc","family":"Stottinger","sequence":"first","affiliation":[]},{"given":"Gavin Xiaoxu","family":"Yao","sequence":"additional","affiliation":[]},{"given":"Ray C.C.","family":"Cheung","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","first-page":"421","article-title":"FPGA implementation of pairings using residue number system and lazy reduction","volume":"6917","author":"cheung","year":"2011","journal-title":"LNCS"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-011-0002-2"},{"key":"11","first-page":"157","article-title":"Statistics and secret leakage","volume":"1962","author":"coron","year":"2001","journal-title":"LNCS"},{"key":"12","article-title":"A coprocessor for secure and high speed modular arithmetic","author":"guillermin","year":"2011","journal-title":"Cryptology EPrint Archive Report 2011\/354"},{"key":"3","first-page":"523","article-title":"Cox-rower architecture for fast parallel Montgomery multiplication","volume":"1807","author":"kawamura","year":"2000","journal-title":"LNCS"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/BF02238608"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/359340.359342"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.2307\/2007970"},{"key":"7","first-page":"62","article-title":"Leak resistant arithmetic","volume":"3156","author":"bajard","year":"2004","journal-title":"LNCS"},{"key":"6","volume":"31","author":"mangard","year":"2007","journal-title":"Power Analysis Attacks Revealing the Secrets of Smart Cards"},{"key":"5","first-page":"388","article-title":"Differential power analysis","volume":"1666","author":"kocher","year":"1999","journal-title":"LNCS"},{"key":"4","first-page":"104","article-title":"Timing attacks on implementations of Diffie-Hellman, RSA, DSS, and other systems","volume":"1109","author":"kocher","year":"1996","journal-title":"LNCS"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/71.382314"},{"key":"8","first-page":"48","article-title":"A high speed coprocessor for elliptic curve scalar multiplications over Fp","volume":"6225","author":"guillermin","year":"2010","journal-title":"LNCS"}],"event":{"name":"2014 International Symposium on Integrated Circuits (ISIC)","start":{"date-parts":[[2014,12,10]]},"location":"Singapore","end":{"date-parts":[[2014,12,12]]}},"container-title":["2014 International Symposium on Integrated Circuits (ISIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7005969\/7029433\/07029536.pdf?arnumber=7029536","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T01:27:43Z","timestamp":1490318863000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7029536\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/isicir.2014.7029536","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}