{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:46:01Z","timestamp":1729662361454,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/isicir.2014.7029561","type":"proceedings-article","created":{"date-parts":[[2015,2,10]],"date-time":"2015-02-10T09:52:27Z","timestamp":1423561947000},"page":"444-447","source":"Crossref","is-referenced-by-count":0,"title":["Rethinking reverse converter design: From algorithms to hardware components"],"prefix":"10.1109","author":[{"given":"Amir Sabbagh","family":"Molahosseini","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Azadeh Alsadat Emrani","family":"Zarandi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seyed Mostafa","family":"Mirhosseini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mehdi","family":"Hosseinzadeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220460"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE.2014.6775947"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.105"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2009.17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.890623"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2188456"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.821516"},{"key":"16","doi-asserted-by":"crossref","first-page":"1296","DOI":"10.1109\/TCSI.2003.817789","article-title":"An efficient reverse converter for the 4-Moduli Set {2n-1, 2n, 2n+1, 22n+1} based on the new Chinese remainder theorem","volume":"50","author":"cao","year":"2003","journal-title":"IEEE Transactions on Circuits and Systems-I"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2010.5757827"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045155"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/82.899659"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.900844"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/82.471401"},{"key":"3","first-page":"1658","article-title":"Research challenges in next-Generation residue number system architectures","author":"molahosseini","year":"2012","journal-title":"Proc of IEEE International Conference on Computer Science and Education"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2286433"},{"key":"2","first-page":"23","article-title":"Considering the alternatives in low-power design","volume":"7","author":"stouratitis","year":"2001","journal-title":"IEEE Circuits Devices"},{"key":"1","doi-asserted-by":"crossref","DOI":"10.1142\/p523","author":"omondi","year":"2007","journal-title":"Residue Number Systems Theory and Implementations"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2002.1011216"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2006.12.006"},{"key":"6","article-title":"Reverse converter design via parallel-Prefix Adders: Novel components, methodology and implementations","author":"zarandi","year":"2014","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2026681"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TE.2010.2048329"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/82.826745"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.126"}],"event":{"name":"2014 International Symposium on Integrated Circuits (ISIC)","start":{"date-parts":[[2014,12,10]]},"location":"Singapore","end":{"date-parts":[[2014,12,12]]}},"container-title":["2014 International Symposium on Integrated Circuits (ISIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7005969\/7029433\/07029561.pdf?arnumber=7029561","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,20]],"date-time":"2019-08-20T16:35:55Z","timestamp":1566318955000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7029561\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/isicir.2014.7029561","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}