{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T13:57:54Z","timestamp":1725544674090},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1109\/isicir.2016.7829676","type":"proceedings-article","created":{"date-parts":[[2017,1,26]],"date-time":"2017-01-26T18:10:09Z","timestamp":1485454209000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Performance optimization in FinFET-based circuit using TILOS-like gate sizing"],"prefix":"10.1109","author":[{"family":"Jeong Won Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Deok Keun Oh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Juho Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/FPT.2012.6412104"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ICCAD.2005.1560059"},{"year":"0","author":"petly","journal-title":"VLSI and ASIC Technology Standard Cell Library Design","key":"ref10"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TCAD.2009.2035575"},{"key":"ref5","first-page":"847","article-title":"Gate sizing for cell library-based designs","author":"hu","year":"2007","journal-title":"Proceedings of the Design Automation Conference (DAC"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/1146909.1147047"},{"year":"0","author":"marinez","journal-title":"Automated library characterization and timing model accuracy issues when interfacing to different CAD tools","key":"ref7"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ICCD.2007.4601953"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ICCD.2007.4601953"},{"key":"ref1","first-page":"326","article-title":"TILOS: A posynomial programing approach to transistor sizing","author":"fishburn","year":"1985","journal-title":"Proc Int Conf Computer-Aided Design"}],"event":{"name":"2016 International Symposium on Integrated Circuits (ISIC)","start":{"date-parts":[[2016,12,12]]},"location":"Singapore","end":{"date-parts":[[2016,12,14]]}},"container-title":["2016 International Symposium on Integrated Circuits (ISIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7822827\/7829673\/07829676.pdf?arnumber=7829676","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,4,6]],"date-time":"2018-04-06T00:51:03Z","timestamp":1522975863000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7829676\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/isicir.2016.7829676","relation":{},"subject":[],"published":{"date-parts":[[2016,12]]}}}