{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T13:27:18Z","timestamp":1725542838562},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1109\/isicir.2016.7829710","type":"proceedings-article","created":{"date-parts":[[2017,1,26]],"date-time":"2017-01-26T18:10:09Z","timestamp":1485454209000},"page":"1-2","source":"Crossref","is-referenced-by-count":1,"title":["Safety evaluation based on virtual prototypes: Fault injection with multi-level processor models"],"prefix":"10.1109","author":[{"given":"Daniel","family":"Mueller-Gritschneder","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Greim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ulf","family":"Schlichtmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","article-title":"Open source processor simulator qemu","key":"ref4"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/1054907.1054910"},{"year":"2014","article-title":"Opencores.org, openrisc 1000 architecture manual, architecture version 1.1","key":"ref10"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1145\/2463209.2488859"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/DSN-W.2015.16"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/2744769.2744798"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/CODESISSS.2015.7331384"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/2593069.2602976"},{"year":"0","author":"snyder","article-title":"Introduction to verilator","key":"ref9"},{"year":"2012","journal-title":"IEEE Standard for Standard SystemC Language Reference Manual","key":"ref1"}],"event":{"name":"2016 International Symposium on Integrated Circuits (ISIC)","start":{"date-parts":[[2016,12,12]]},"location":"Singapore","end":{"date-parts":[[2016,12,14]]}},"container-title":["2016 International Symposium on Integrated Circuits (ISIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7822827\/7829673\/07829710.pdf?arnumber=7829710","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,4,6]],"date-time":"2018-04-06T00:50:45Z","timestamp":1522975845000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7829710\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/isicir.2016.7829710","relation":{},"subject":[],"published":{"date-parts":[[2016,12]]}}}