{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:11:48Z","timestamp":1729674708503,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1109\/isicir.2016.7829743","type":"proceedings-article","created":{"date-parts":[[2017,1,26]],"date-time":"2017-01-26T18:10:09Z","timestamp":1485454209000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["An interchip Power Line Communication"],"prefix":"10.1109","author":[{"given":"Paulo Marcos","family":"Pinto","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tales Cleber","family":"Pimenta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robson Luiz","family":"Moreno","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Odilon","family":"Dutra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rodrigo","family":"da Silva Braga","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"The dual use of power distribution networks for data communications in high speed integrated circuits","year":"2006","author":"chung","key":"ref10"},{"journal-title":"Power line communications over power distribution networks of microprocessors-feasibility study channel modeling and a circuit design approach","year":"2008","author":"thirugnanam","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2011.5783041"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2012.6292005"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2438233"},{"key":"ref15","first-page":"269","article-title":"Radar tracking system with 180nm cmos uwb transmitter and small planar antenna array","author":"de oliveira","year":"2012","journal-title":"XIV Simpósio de Aplicações Operacionais em Areas de Defesa (SIGE) ITA"},{"key":"ref16","volume":"2","author":"rabaey","year":"2002","journal-title":"Digital Integrated Circuits"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CERMA.2012.59"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2013.6518985"},{"journal-title":"Design of Analog Integrated Circuits and Systems","year":"1994","author":"laker","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NER.2015.7146810"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.neuroimage.2013.12.041"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"1167","DOI":"10.1109\/JPROC.2008.922561","article-title":"Noninvasive neural prostheses using mobile and wireless eeg","volume":"96","author":"lin","year":"2008","journal-title":"Proceedings of the IEEE"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EMBC.2015.7319065"},{"key":"ref8","first-page":"10","article-title":"A new approach for massive parallel scan design","author":"chung","year":"2005","journal-title":"IEEE InternationalTest Conference 2005 Proceedings ITC 2005"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/BioCAS.2012.6418408"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1353\/pbm.2001.0070"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1136\/jnnp.74.1.9"},{"journal-title":"Tech report Tech Rep","article-title":"Ieee standard for broadband over power line networks: Medium access control and physical layer specifications","year":"2010","key":"ref9"},{"journal-title":"Microelectronic Circuits","year":"2014","author":"sedra","key":"ref20"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-009-9374-y"}],"event":{"name":"2016 International Symposium on Integrated Circuits (ISIC)","start":{"date-parts":[[2016,12,12]]},"location":"Singapore","end":{"date-parts":[[2016,12,14]]}},"container-title":["2016 International Symposium on Integrated Circuits (ISIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7822827\/7829673\/07829743.pdf?arnumber=7829743","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,17]],"date-time":"2019-09-17T20:58:29Z","timestamp":1568753909000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7829743\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/isicir.2016.7829743","relation":{},"subject":[],"published":{"date-parts":[[2016,12]]}}}