{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,23]],"date-time":"2026-08-23T17:22:47Z","timestamp":1787505767516,"version":"build-2736575974"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1109\/isie.2017.8001317","type":"proceedings-article","created":{"date-parts":[[2017,8,9]],"date-time":"2017-08-09T16:27:37Z","timestamp":1502296057000},"page":"616-621","source":"Crossref","is-referenced-by-count":12,"title":["Analysis of impedance and current distributions in parallel IGBT design"],"prefix":"10.1109","author":[{"given":"Asier","family":"Matallana","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jon","family":"Andreu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jose Ignacio","family":"Garate","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Inigo Martinez","family":"de Alegria","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Inigo","family":"Kortabarria","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/EPE.2013.6631852"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/iet-est.2011.0035"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IAS.1998.730281"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/81.199878"},{"key":"ref14","author":"terman","year":"1943","journal-title":"Radio Engineers' Handbook"},{"key":"ref15","article-title":"Design considerations for design with Cree SiC modules part2. techniques for minimizing parasitic inductance","year":"2013","journal-title":"CRA Tech Rep"},{"key":"ref16","first-page":"1","article-title":"A simple method to evaluate substrate layout for power modules","author":"zhu","year":"2014","journal-title":"Proc Conf Integr Power Electron Syst"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2005.861112"},{"key":"ref18","author":"pozar","year":"2012","journal-title":"Microwave Engineering"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ITEC-AP.2014.6941175"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IECON.2016.7793367"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2011.5744623"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICEMS.2011.6073843"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/PESC.2005.1581678"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.1998.647735"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TIA.2007.900453"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2007.909182"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2016.2585082"}],"event":{"name":"2017 IEEE 26th International Symposium on Industrial Electronics (ISIE)","location":"Edinburgh","start":{"date-parts":[[2017,6,19]]},"end":{"date-parts":[[2017,6,21]]}},"container-title":["2017 IEEE 26th International Symposium on Industrial Electronics (ISIE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7994774\/8000791\/08001317.pdf?arnumber=8001317","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,10]],"date-time":"2020-04-10T00:37:43Z","timestamp":1586479063000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8001317\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/isie.2017.8001317","relation":{},"subject":[],"published":{"date-parts":[[2017,6]]}}}