{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T21:06:44Z","timestamp":1774991204903,"version":"3.50.1"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2016,7,1]],"date-time":"2016-07-01T00:00:00Z","timestamp":1467331200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,7,1]],"date-time":"2016-07-01T00:00:00Z","timestamp":1467331200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1109\/isit.2016.7541563","type":"proceedings-article","created":{"date-parts":[[2016,8,15]],"date-time":"2016-08-15T18:52:57Z","timestamp":1471287177000},"page":"1571-1575","source":"Crossref","is-referenced-by-count":3,"title":["Performance analysis of fault erasure belief propagation decoder based on density evolution"],"prefix":"10.1109","author":[{"given":"Hiroki","family":"Mori","sequence":"first","affiliation":[{"name":"Nagoya Institute of Technology, Japan"}]},{"given":"Tadashi","family":"Wadayama","sequence":"additional","affiliation":[{"name":"Nagoya Institute of Technology, Japan"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2014.030714.132830"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2013.111913.130178"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ITA.2015.7308978"},{"key":"ref13","first-page":"43","article-title":"Probabilistic logic and the synthesis of reliable organisms from unreliable components","volume":"34","author":"von neumann","year":"1956","journal-title":"Automata Studies"},{"key":"ref4","article-title":"Design and analysis of fault-tolerant digital systems","author":"jonson","year":"1989"},{"key":"ref3","article-title":"Fault-tolerant computer system design","author":"pradhan","year":"1996"},{"key":"ref6","article-title":"Hardware designs for LT coding","author":"wang","year":"2004","journal-title":"MSc Thesis"},{"key":"ref5","article-title":"The next generation of system-on-chip integration","author":"santanu","year":"2014"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2013.031213.120153"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2011.2145870"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/14\/2\/324"},{"key":"ref1","article-title":"International Technology Roadmap for Semi-conductors (ITRS)","year":"2011","journal-title":"Semiconductor Industry Association"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2013.6831348"}],"event":{"name":"2016 IEEE International Symposium on Information Theory (ISIT)","location":"Barcelona, Spain","start":{"date-parts":[[2016,7,10]]},"end":{"date-parts":[[2016,7,15]]}},"container-title":["2016 IEEE International Symposium on Information Theory (ISIT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7532279\/7541040\/07541563.pdf?arnumber=7541563","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T19:53:55Z","timestamp":1774986835000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7541563\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/isit.2016.7541563","relation":{},"subject":[],"published":{"date-parts":[[2016,7]]}}}