{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T21:02:49Z","timestamp":1774990969521,"version":"3.50.1"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2016,7,1]],"date-time":"2016-07-01T00:00:00Z","timestamp":1467331200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,7,1]],"date-time":"2016-07-01T00:00:00Z","timestamp":1467331200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1109\/isit.2016.7541852","type":"proceedings-article","created":{"date-parts":[[2016,8,15]],"date-time":"2016-08-15T18:52:57Z","timestamp":1471287177000},"page":"3013-3017","source":"Crossref","is-referenced-by-count":1,"title":["Integrated parallel interleaved concatenation for lowering error floors of LDPC codes"],"prefix":"10.1109","author":[{"given":"Naoaki","family":"Kokubun","sequence":"first","affiliation":[{"name":"Center for Semiconductor Research & Development, Toshiba Corporation, Storage & Electronic Devices Solutions Company, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hironori","family":"Uchikawa","sequence":"additional","affiliation":[{"name":"Center for Semiconductor Research & Development, Toshiba Corporation, Storage & Electronic Devices Solutions Company, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/el:20001397"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCS.2010.5685888"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2006.871061"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2003.1228251"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2007.896139"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/OFC.2008.4528592"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CJECE.2013.6601080"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2003.811907"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VETECF.2004.1400450"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/20.917615"},{"key":"ref7","first-page":"1","article-title":"Novel serial code concatenation strategies for error floor mitigation of low-density parity-check and turbo product codes","author":"kamiya","year":"2010","journal-title":"Proc Optical Fiber Communication (OFC) conference"},{"key":"ref2","article-title":"Digital Video Broadcasting (DVB); Second generation framing structure, channel coding and modulation systems for broadcasting, interactive services, news gathering and other broadband satzllite applications","year":"2006","journal-title":"Standard EN 302 307"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511803253"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2005.854453"}],"event":{"name":"2016 IEEE International Symposium on Information Theory (ISIT)","location":"Barcelona, Spain","start":{"date-parts":[[2016,7,10]]},"end":{"date-parts":[[2016,7,15]]}},"container-title":["2016 IEEE International Symposium on Information Theory (ISIT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7532279\/7541040\/07541852.pdf?arnumber=7541852","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T19:52:39Z","timestamp":1774986759000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7541852\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/isit.2016.7541852","relation":{},"subject":[],"published":{"date-parts":[[2016,7]]}}}