{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T04:59:43Z","timestamp":1773377983914,"version":"3.50.1"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,7,12]],"date-time":"2021-07-12T00:00:00Z","timestamp":1626048000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,7,12]],"date-time":"2021-07-12T00:00:00Z","timestamp":1626048000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001459","name":"Singapore Ministry of Education Academic Research Fund","doi-asserted-by":"publisher","award":["MOE2019-T2-2-123,MOE2017-T3-1-007"],"award-info":[{"award-number":["MOE2019-T2-2-123,MOE2017-T3-1-007"]}],"id":[{"id":"10.13039\/501100001459","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,7,12]]},"DOI":"10.1109\/isit45174.2021.9517970","type":"proceedings-article","created":{"date-parts":[[2021,9,1]],"date-time":"2021-09-01T16:52:42Z","timestamp":1630515162000},"page":"2930-2935","source":"Crossref","is-referenced-by-count":7,"title":["Efficient Design of Capacity-Approaching Two-Dimensional Weight-Constrained Codes"],"prefix":"10.1109","author":[{"given":"Tuan Thanh","family":"Nguyen","sequence":"first","affiliation":[{"name":"Singapore University of Technology and Design,Singapore,487372"}]},{"given":"Kui","family":"Cai","sequence":"additional","affiliation":[{"name":"Singapore University of Technology and Design,Singapore,487372"}]},{"given":"Kees A. Schouhamer","family":"Immink","sequence":"additional","affiliation":[{"name":"Turing Machines Inc,Rotterdam,The Netherlands,3016 DK"}]},{"given":"Yeow Meng","family":"Chee","sequence":"additional","affiliation":[{"name":"National University of Singapore,Department of Industrial Systems Engineering and Management,Singapore"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE-Asia49877.2020.9277380"},{"key":"ref11","article-title":"Performance Limit and Coding Schemes for Resistive Random-Access Memory Channels","author":"song","year":"0","journal-title":"ArXiv"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/18.850669"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/18.749031"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2010.100207"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1986.1057136"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/18.2610"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2014.140511"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT44484.2020.9174430"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT44484.2020.9174438"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCAS.2009.5250374"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2011.6144367"},{"key":"ref6","first-page":"171","article-title":"Memory processing unit for in-memory processing","author":"ben hur","year":"2016","journal-title":"Proc IEEE ACM Int Symp Nanosc Archit"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/20\/42\/425204"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2011.6033792"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MCE.2016.2614523"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2016.2594798"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2011.6033804"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1973.1054929"},{"key":"ref21","article-title":"Two-Dimensional Weight-Constrained Codes for Crossbar Resistive Memory Arrays","author":"nguyen","year":"0","journal-title":"IEEE Commun Lett"},{"key":"ref23","author":"immink","year":"2004","journal-title":"Codes for Mass Data Storage Systems"}],"event":{"name":"2021 IEEE International Symposium on Information Theory (ISIT)","location":"Melbourne, Australia","start":{"date-parts":[[2021,7,12]]},"end":{"date-parts":[[2021,7,20]]}},"container-title":["2021 IEEE International Symposium on Information Theory (ISIT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9517708\/9517709\/09517970.pdf?arnumber=9517970","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T20:35:46Z","timestamp":1773347746000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9517970\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7,12]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/isit45174.2021.9517970","relation":{},"subject":[],"published":{"date-parts":[[2021,7,12]]}}}